Document Type : Review Article
Authors
Abstract
This paper presents a dual-active capacitance in reversed nested Miller compensation (DACRNMC) technique for low-voltage and large capacitive load amplifiers. The frequency bandwidth of the DACRNMC amplifier has been improved due to the usage of active compensation capacitors. The amplifier's die area is reduced in compare to the existing techniques in the RNMC scheme. The architecture also generates two left half plane zeros to increase the phase margin. The simulation for the proposed DACRNMC amplifier with a 0.18µm standard CMOS process reveals a unity gain bandwidth of 17.4MHz and phase margin of 64 degrees , while 500 pF load is driven from a single 1.5V power supply.
Keywords
[1] Ho K.P., Chan C.F., Choy C.S. and Pun K.P.; “Reversed Nested Miller Compensation with Voltage Buffer and Nulling Resistor”, IEEE J. Solid-State Circuits, Vol. 38, No. 10, pp. 1735 - 1738, (October 2003)
[2] Grasso A.D., Palumbo G. and Pennisi S.; “Active Reversed Nested Miller Compensation for Three-Stage Amplifiers”, Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), pp. 911 - 914, (May 2006)
[3] Grasso A.D., Marano D., Palumbo G. and Pennisi S.; “Improved Reversed Nested Miller Frequency Compensation Technique with Voltage Buffer and Resistor,” IEEE Trans. Circuits and Systems-II: Exp. Briefs, Vol. 54, No. 5, pp. 382 - 386, (May 2007)
[4] Mita R., Palumbo G. and Pennisi S.; “Reversed Nested Miller Compensation with Current Follower”, Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), pp. 308 - 311, (May 2001)
[5] Cataldo G., Mita R., Palumbo G. and Pennisi S.; “Reversed Nested Miller Compensation with Voltage Follower”, Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), pp. 827 - 830, May 2002.
[6] Lee H. and Mok P.K.T.; “Active-Feedback Frequency Compensation Technique for Low Power Multistage Amplifiers” IEEE J. Solid-State Circuits, Vol. 38, No. 3, pp. 511 – 520, (March 2003)
[7] Peng X. and Sansen W.M.; “AC Boosting Compensation Scheme For Low-Power Multistage Amplifiers,” IEEE J. Solid-State Circuits, Vol. 39, No.11, pp. 2074 - 2077, Nov. 2004.
[8] Fan X., Mishra C. and Sanchez-Sinencio E., “Single Miller Capacitor Frequency Compensation Technique for Low Power Multistage Amplifiers” IEEE J. Solid-State Circuits, Vol. 40, No. 3, pp. 584 - 592, (March 2005)
[9] Ramos J. and Steyaert M.; “Positive Feedback Frequency Compensation for Low-Voltage Low-Power Three-Stage Amplifier” IEEE Trans. Circuits and Systems-I: Regular Papers, Vol. 51, No. 10, pp. 1967 - 1974, (October 2004)
[10] Lee H., Leung K.N. and Mok P.K.T.; “A Dual-Path Bandwidth Extension Amplifier Topology with Dual-Loop Parallel Compensation”, IEEE J. Solid-State Circuits, Vol. 38, No. 10, pp. 1739 – 1744, October 2003.
[11] Ng H.T., Ziazadeh R.M. and Allstot D.J.; “A Multistage Amplifier Technique with Embedded Frequency Compensation” IEEE J. Solid-State Circuits, Vol. 34, No. 3, pp. 339 – 347, (March 1999)
[12] Leung K.N., Mok P.K.T., Ki W.H. and Sin J.K.O., “Three Stage Large Capacitive Load Amplifier with Damping-Factor Control Frequency Compensation”, IEEE J. Solid-State Circuits, Vol. 35, No. 2, pp. 221 – 230, (February 2000)
[13] Peng X. and Sansen W.M.; “Transconductance with Capacitances Feedback Compensation for Multistage Amplifiers”, IEEE J. Solid-State Circuits, Vol. 40, No. 7, pp. 1514 - 1520, (July 2005)
[14] A.D. Grasso et al.; “Three-Stage CMOS OTA for Large Capacitive Loads with Efficient Frequency Compensation Scheme”, IEEE Trans. Circuits and Systems-II: Exp. Briefs, Vol. 53, No. 10, pp. 1044 –1048, (October 2006)
[15] Yan Z., Bian Q., Zhao Y. and S. Yue; “Frequency Compensation for Multistage Amplifiers Using Active-Feedback Current Buffers”, Proc. IEEE North East Workshop on Circuits and Systems (NEWCAS), pp. 85 - 88, (June 2006)
[16] Grasso A. et al.; “Improved Reversed Nested Miller Frequency Compensation Technique with Voltage Buffer and Resistor,” IEEE Trans. Circuits and Systems-II: Exp. Briefs, Vol. 54, pp. 382 - 386, (May 2007)
)