

Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector

Nagarjuna Telagam^{1*}, Nehru Kandasamy²

1- Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad-500043, India.

Email: nagarjuna473@gmail.com (Corresponding Author)

2- Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad-500043, India.

Email: nnehruk@gmail.com

Received: August 2017

Revised: October 2017

Accepted: December 2017

ABSTRACT:

The semiconductor circuits dissipate energy in the form of binary digits. This dissipation of energy is in the form of power consumption. ALU is complex circuit and is one of many components within CPU. It performs mathematical and bitwise operations. This paper proposes a new low power 8 bit ALU digital circuit for nano scale regions. The proposed ALU has two 4x1 data selectors, 2x4 decoder and an adder circuit as sub modules. The output of 2x4 decoder is connected to 3 input NAND, AND, OR, XOR gates. The low power adder and multiplexer are proposed and it is used for ALU design. With the help of selection lines of multiplexer, the conventional operations of ALU such as logical operations are performed. This proposed ALU caters the need of digital signal processing tools. Present ALU structure is simulated in Linux Computer using Cadence Virtuoso software and implemented in 180nm technology. The proposed ALU has delay of 386.0ps and average power of 677.2uW. The power delay product shows 65.58 % improvement when compared to the conventional 8-bit ALU design.

KEYWORDS: HDL, FPGA, ALU, DECODER, DATA SELECTOR, CMOS, FINFET, POWER, AREA, SPEED.

1. INTRODUCTION

A floating point ALU unit design functionalities are verified through VHDL simulation [1]. Arithmetic Logic Unit (ALU) was designed using Hardware Description Language (HDL) implemented on Field Programmable Gate Arrays (FPGAs) [2]. Authors investigated the floating point arithmetic logic unit and applied his new algorithm on FPU which reduces the area savings and total power latency [3]. A reversible design of 16 bit ALU which reduces the delay and power was proposed [4]. The author [5] has designed the low power CMOS full adder circuits using transmission function theory. All the units present in this design are operated parallel. The simulation results show slight reduction in area and power [5]. An ALU based on 4x1 and 2x1 multiplexer that shows 70% reduction in power consumption was designed using Novel 8T full adder and Pass transistor logic [6]. Another paper proposed the 4-bit ALU design for AND, OR, XOR, and ADD operations using QCA. The results show better improvement in result in terms of speed, area and power when compared to existing QCA designs [7]. A reconfigurable 1-bit ALU based on double gate carbon nanotube field effect transistors (DG-CNTFETs). The obtained results show that this 1-bit ALU has 44% reduction in the consumption and

12% enhancement in delay time [8]. An ALU was designed for multifunctional processors and it was simulated in Xilinx Vivado 14.4 tool, implemented on 28nm 7000 FPGA board. Total on chip power used in this ALU is 0.123 W [9]. An ALU in seven, ten, fourteen sixteen, twenty nano meters technologies using finfet was designed in CADENCE VIRTUOSO for High Performance (HP) Mode and Low Standby Power (LSTP) Mode. The simulation results show 99.94% and 49.68% decrease in power using CD Logic in 7nm [10]. With the help of cascading technique, 8-bit ALU is designed by using 1-bit ALUs. The propagation delay was 5.52 ns in cadence tool when compared with the value of 8.29 ns for an existing system [11]. An ECRL logic ALUs in CMOS, ECRL and GNR-FET-ECRL have been designed for 10nm technology and are simulated using H-spice. The power dissipation values of 38.75mW, 14.131 DW and 158.799nW respectively for CMOS, ECRL and GNR-FET-ECRL ALUs were obtained [12]. This proposed paper possesses a mechanism which limits cascading data path in ALU stage. This mechanism can reduce the circuit area by 5.5% and the power consumption by 9.2% on average [13]. Using XNOR logic the low Power Area efficient ALU is designed in cadence virtuoso 180nm technology. The simulation is

carried out using, and compared with previous design of Gate Diffusion Input (GDI) technology [14]. This paper describes 8-bit ALU using low power 11-transistor full adder (FA) and Gate diffusion input (GDI) based multiplexer. The designs were simulated using Tanner EDA tool v15.0 in 32nm BSIM4 technology. Performance analyses were done with respect to power, delay and power delay product [15]. The ALU design is based on Look-Up Table (LUT) multiplier. The proposed ALU is designed using Verilog and verified using Xilinx Virtex-5 XC5VLX30 FPGA [16]. A new 32-bit ALU on 40nm based Virtex-6 FPGA is designed using voltage scaling and capacitance scaling. This ALU operated at 0.9 GHz at different voltages by also using capacitance scaling.

X-Power Analyzer was used for Power calculation and Xilinx ISE Design Suite 14.2 as simulator [17], A new ALU architecture that allows to Hard-core processors to be generic propose without losing hard-core performances [18]. Genetic algorithm processor comprises of designing of sub modules, like Control system, ALU, memory unit. The designed was carried out using VHDL in Xilinx ISE tool and implemented on Spartan 3A FPGA [19-21]. Energy efficient ALU on

90nm based Virtex-4 FPGA was designed using different I/O standards. The reduction in total power dissipation was to 95.13% with LVCMOS15 and a Clock Gating [22-25]. The AES algorithm plays a vital role in security communication and it has less memory and CPU constraints. The clock gating and power gating techniques are addressed for low power techniques in SRAM based FPGA system [26]. The minimum low power requirement is needed for optical switches and sensors [27]. The low power and high gain semiconductor optical fiber are implemented for power boost converters and switching functions [28]. The load frequency controller parameters tuning is proposed to minimize the error of power system. The GRC, GDB and communication time delay models are considered for power system [29]. The BESS is useful for low power electric vehicles and AC micro grid has been addressed. The dynamic model of EV has been proposed [30-31]. The high switching is obtained by using white graphene [32].




Fig. 1. The block diagram of proposed ALU.

2. SYSTEM MODEL

An arithmetic-logic unit (ALU) is the part of a computer processor (CPU) that carries out arithmetic and logic operations on the operands in computer instruction words [33]. The proposed architecture of

ALU contains two data selectors of four inputs, we used a 2*4 decoder which operates with the selection line s2. The decoder has four outputs and each output is given to logic gates such as NAND, AND, OR and XOR. Again logic gates outputs are given to the

multiplexer. The general system model for ALU is shown in fig.1. Table1 shows the truth table for ALU operation in which different arithmetic and logical operations are performed with different inputs of selection lines of S_0, S_1, S_2 . We have designed the truth table on our convenience. The operations such as decrement, increment, addition, subtraction, NAND, AND, OR and XOR are performed on this proposed ALU.

Table 1. Truth table used for ALU operation.

S_0	S_1	S_2	Output
0	0	0	DECREMENT
0	0	1	INCREMENT
0	1	0	ADDITION
0	1	1	SUBTRACTION
1	0	0	NAND
1	0	1	AND
1	1	0	OR
1	1	1	XOR
0	0	0	DECREMENT
0	0	1	INCREMENT

Implementation




Fig. 2. 1-bit ALU in CADENCE TOOL.

The Arithmetic Logic Unit (ALU) is implemented by using Adder, Multiplexer, Decoder, and four logical gates (NAND, AND, OR, XOR). The design is performed at gate level as shown in fig.2. The standard primitive gates are used to build various blocks.




Fig. 3. 8-Bit ALU design using CADENCE TOOL.

The table 2 illustrates the performance comparison of proposed 8-bit arithmetic and logic unit and conventional 8-bit arithmetic logic unit with decoder and data selector modules. The reduction rate of power delay improved in proposed design than the conventional techniques. The fig.1. Shows the system model for one bit ALU in memory system. The delay and power measurement is analyzed by using transient analysis. When the same one bit ALU were used to design the 8 bit ALU, there was an increase of energy consumption for both conventional and proposed 8-bit full adder due to parasitic effects. The dynamic power is calculated using switching activity of logic gates, supply voltage of 1.8 V and load capacitance. The transient results are analyzed with input data at ambient temperature. The power of 16-bit arithmetic and logic unit is 1.44 times higher than 8-bit arithmetic and logic unit.

We have designed this 8-bit ALU by simply cascading the 1-bit ALU in the cadence tool software as shown in fig 3.

Table 2. Comparison with existing designs with respect to power and delay.

Design	Power	Delay	Power delay product
Design and optimization of 8 bit ALU using reversible logic [11]	-	5.52 ns	-
Design, analysis and performance comparison of GNFET based adiabatic 8-bit ALU [21]	38.75 mW	-	-
Implementation of Low Leakage and High Performance 8-Bit ALU for Low Power Digital Circuits [22]	0.7786 μW	21.8 ps	16.97x10 ⁻¹⁸ J
VHDL implementation of 8-bit ALU [23]	38 mW	13.58 ns	516.04 x10 ⁻¹² J
Multi-level approaches to low power 16-bit ALU design [24]	54 mW	5 ns	270 x10 ⁻¹² J
Design of High Speed, Area Optimized and Low Power Arithmetic and Logic Unit [25]	27 μW	76 ns	2.052x10 ⁻¹² J
Proposed System	0.6772 nW	386.0 ps	261.3992x10⁻²¹ J

3. RESULT ANALYSIS

(i). Power comparison

The proposed ALU design is observed to offer low power characteristics at all VDD values. The dynamic power dissipation is calculated by the equation 1.

$$P_{dynamic} = \alpha \times f \times C_1 \times V_{dd}^2 \tag{1}$$

The ALU is implemented by using full adder. The basic component of full adder is XOR gate. The sum and carry expression for full adder circuits are implemented by using equation 2 and 3.

$$Sum = (A \oplus B)C' + (A \oplus B)'C \tag{2}$$

$$Carry = (A \oplus B)'A + (A \oplus B)C \tag{3}$$

The circuit style of XOR gate is shown in fig 4. The circuit is implemented with 180 nm technology.




Fig. 4. XOR gate in circuit style.

All other designs offer intermediate power between the two extremes. The proposed ALU design offers 38% saving with respect to the Static CMOS and Mirror adders. This proposed design offers a minimum-transistor option to meet the desired requirements where other low-transistor designs fail to provide power efficiency.

(ii). Delay Comparison

Propagation delay generally depends on the supply voltage. As observed in the table the proposed design shows less delay than other topologies. Due to large amount of the threshold voltage loss in the pass-transistor circuits, the delay gets affected.

(iii). PDP Comparison

At very low supply voltages, ALU shows less performance. The proposed ALU offers stable PDP value throughout the supply voltage range, offering significant improvement compared to existing designs at lower voltages. In particular, it offers as much as 65.58 % improvement in PDP at VDD 1.8 V with respect to the conventional systems

(iv). Temperature Analysis

The variations in temperature will affect the performance of the circuits. This proposed design was

done under ambient conditions and mostly performance was estimated in range of room temperature. The supply voltage is fixed at 1.8 V.

The simulation result of 1-bit full adder as shown in fig 5. The input patterns are applied to stimuli to check the performance of 1-bit adder circuit. The full swing voltage is achieved through the transient analysis.




Fig. 5. Transient analysis of full adder.

4. CONCLUSION

The proposed ALU system is implemented in 180nm technology using cadence virtuoso tool. The circuit schematic designed and the circuits are simulated for functionality verification. The proposed ALU has delay of 386.0ps and average power of 677.2uW. The power delay product shows 65.58 % improvement when compared to the conventional 8-bit ALU design.

REFERENCES

- [1] Shrivastava Purnima, Tiwari Mukesh, Singh Jaikaran, Rathore Sanjay, "VHDL Environment for Floating point Arithmetic Logic Unit - ALU Design and Simulation," *Research journal of Engineering sciences*, Vol. 1, pp. 1-6, Aug. 2012.
- [2] Khurana, Shikha, and Kanika Kaur. "Implementation of ALU using FPGA." *International Journal of Emerging Trends & Technology in Computer Science* vol 1, No. 2 Jul. 2012.
- [3] Deshmukh, Ashwini Suresh. "A Novel Fpga Based Leading One Anticipation Algorithm For Floating Point Arithmetic Units." *International Journal of Reconfigurable and Embedded systems*, Vol 1, No. 1 Mar 2012.
- [4] Viswanath, Lekshmi. "Ponni. M "Design and Analysis of 16 Bit Reversible ALU." *IOSR Journal of Computer Engineering*, ISSN: 2278-0661, Vol 1, pp. 46-53, May 2012.
- [5] Radhakrishnan, D. "Low-Voltage Low-Power Cmos Full Adder." *IEE Proceedings-Circuits, Devices and Systems*, Vol 148, No. 1, pp 19-24, Feb 2001.
- [6] Nehru, K., A. Shanmugam, and G. Darmila Thenmozhi. "Design of Low Power ALU Using 8t Fa And Ptl Based Mux Circuits." In *Advances in Engineering, Science and Management, International Conference on*, pp. 145-149. IEEE, 2012.
- [7] Waje, Manisha G., and P. K. Dakhole. "Design And Implementation Of 4-Bit Arithmetic Logic Unit Using Quantum Dot Cellular Automata." In *Advance Computing Conference, IEEE 3rd International*, pp. 1022-1029. IEEE, 2013.
- [8] Ghabri, Houda, Dalenda Ben Aissa, Hekmet Samet, and Abdennaceur Kachouri. "Performance Evaluation of Reconfigurable ALU Based On Dg-Cntfet Transistors." In *Sciences and Techniques of Automatic Control and Computer Engineering (STA), 2016 17th International Conference on*, pp. 142-146. IEEE, 2016.
- [9] Gaur, Nidhi, Anu Mehra, Deepika Kamboj, and Devyani Tyagi. "A Novel Implementation Of 32 Bit Extended ALU Architecture At 28nm Fpga." In *Emerging Trends in Communication Technologies (ETCT), International Conference on IEEE*, pp. 1-4, Nov. 2016.
- [10] Priya, B. Keerthi, and R. Manoj Kumar. "16-Bit FinFET based ALU in 7nm technology for High Performance Mode and Low Standby Power Mode." In *Advanced Communication Control and Computing Technologies (ICACCCT), 2016 International Conference on IEEE*, pp. 21-25, May 2016.
- [11] Deeptha, A., Drishika Muthanna, M. Dhriti, M. Pratiksha, and B. S. Kariyappa. "Design And Optimization Of 8 Bit ALU Using Reversible Logic." In *Recent Trends in Electronics, Information & Communication Technology (RTEICT), IEEE International Conference on IEEE*, pp. 1632-1636. May 2016.
- [12] Aradhya, HV Ravish, Megaraj T. Mahadikar, R. Muniraj, M. S. Suraj, Mohammed Moiz, and H. R. Madan. "Design, Analysis and Performance Comparison Of Gnrft Based Adiabatic 8-Bit ALU." In *Recent Trends in Electronics, Information & Communication Technology (RTEICT), IEEE International Conference on IEEE*, pp. 1584-1588, May 2016.
- [13] Suzuki, Anri, Ryotaro Kobayashi, and Hajime Shimada. "Instruction Rearrangement And Path Limitation For ALU Cascading." In *Advanced Informatics: Concepts, Theory And Application*

- (ICAICTA), 2016 International Conference On IEEE, pp. 1-6., Aug 2016.
- [14] Usha, S., M. Rajendiran, and A. Kavitha. "Low Power Area Efficient Alu with Low Power Full Adder." In *Computing for Sustainable Global Development (INDIACom), 2016 3rd International Conference on IEEE*, pp. 1500-1505, Mar 2016.
- [15] Sharma, Anitesh, and Ravi Tiwari. "Low Power 8-Bit Alu Design Using Full Adder and Multiplexer." In *Wireless Communications, Signal Processing and Networking (WiSPNET), International Conference on IEEE*, pp. 2160-2164, Mar 2016.
- [16] Tolba, Mohammed F., Ahmed H. Madian, and Ahmed G. Radwan. "FPGA Realization of ALU for Mobile GPU." In *Advances in Computational Tools for Engineering Applications (ACTEA), 2016 3rd International Conference on IEEE*, pp. 16-20, Jul 2016.
- [17] Singh, Shivangni, Madhavika Agarwal, Neha Agrawal, Anjan Kumar, and Bishwajeet Pandey. "Simulation and Verification of Voltage and Capacitance Scalable 32-bit Wi-Fi Ah Channel Enable ALU Design on 40nm FPGA." In *Computational Intelligence and Communication Networks (CICN), 2015 International Conference on IEEE*, pp. 1363-1366., Dec 2015.
- [18] Najjar, Hajer, Riad Bourguiba, and Jaouhar Mouine. "A New Programmable ALU Architecture for hard-core Processor." In *Systems, Signals & Devices (SSD), 2016 13th International Multi-Conference on IEEE*, pp. 567-570, Mar 2016.
- [19] Kaur, Harmeet, Manpreet Kaur, and Haramardeep Singh. "Genetic Algorithm Processor with Advanced ALU, Memories and Control Unit." In *India Conference (INDICON), 2015 Annual IEEE*, pp. 1-5. Dec 2015.
- [20] Agrawal, Neha, Madhavika Agarwal, Shivangni Singh, Anjan Kumar, and Bishwajeet Pandey. "Different I/O Standard Based Wi-Fi Enable 32-Bit Alu Design On 90nm Fpga." In *Communication, Control and Intelligent Systems (CCIS), IEEE*, pp. 382-389, Nov 2015.
- [21] Aradhya, HV Ravish, Megaraj T. Mahadikar, R. Muniraj, M. S. Suraj, Mohammed Moiz, and H. R. Madan. "Design, Analysis and Performance Comparison Of Gnrfet Based Adiabatic 8-Bit ALU." In *Recent Trends in Electronics, Information & Communication Technology (RTEICT), IEEE International Conference on IEEE*, pp. 1584-1588. May 2016.
- [22] Akram, Sk Mahammad, V. Leela Rani, and K. Sailaja. "Implementation of Low Leakage and High Performance 8-Bit ALU for Low Power Digital Circuits." *International Journal of Computer Applications*, Vol. 82, No. 18, Jan 2013.
- [23] Kamble. Suchita, N. N. Mhala. "VHDL implementation of 8-bit ALU". *IOSR Journal of Electronics and Communication Engineering (IOSRJECE)*, Vol 1, Issue 1, pp. 7-11, May 2012.
- [24] Ryu, Beom Seon, Hyoung Sok Oh, Kie Hak Shim, Kie Young Lee, and Tae Won Cho. "Multi-Level Approaches to Low Power 16-Bit Alu Design." In *ASICs, 1999. AP-ASIC'99. The First IEEE Asia Pacific Conference*, pp. 158-161, Jan 1999.
- [25] S. Swetha.; MD. Afreen Begum. "Design of High Speed, Area Optimized and Low Power Arithmetic and Logic Unit". *Advances in Industrial Engineering and Management*, Vol 6, Issue 1, pp. 26-31, 2017.
- [26] Farmani, A., & Bahar, H. B. "Hardware Implementation of 128-Bit AES Image Encryption with Low Power Techniques on FPGA to VHDL". *Majlesi Journal of Electrical Engineering*, 6(4), 2012.
- [27] Farmani, A., Miri, M., & Sheikhi, M. H. "Tunable Resonant Goos-Hänchen and Imbert-Fedorov Shifts In Total Reflection Of Terahertz Beams From Graphene Plasmonic Metasurfaces". *JOSA B*, Vol. 34(6), pp. 1097-1106, 2017.
- [28] Farmani, A., Farhang, M., & Sheikhi, M. H. "High Performance Polarization-Independent Quantum Dot Semiconductor Optical Amplifier with 22db Fiber To Fiber Gain Using Mode Propagation Tuning Without Additional Polarization Controller". *Optics & Laser Technology*, 93, pp. 127-132, 2017.
- [29] Fini, M. H., Yousefi, G. R., & Alhelou, H. H. "Comparative Study On the Performance of Many-Objective and Single-Objective Optimisation Algorithms in Tuning Load Frequency Controllers of Multi-Area Power Systems". *IET Generation, Transmission & Distribution*, Vol. 10(12), pp. 2915-2923, 2016.
- [30] Alhelou, H. S. H., Golshan, M. E. H., & Fini, M. H. "Multi-Agent Electric Vehicle Control Based Primary Frequency Support For Future Smart Micro-Grid." In *Smart Grid Conference (SGC)*, pp. 22-27, IEEE, 2015.
- [31] Alhelou, H. H., & Golshan, M. E. H. "Hierarchical Plug-In Ev Control Based On Primary Frequency Response In Interconnected Smart Grid". In *Electrical Engineering (ICEE), 2016 24th Iranian Conference on*, pp. 561-566, IEEE, 2016.
- [32] Farmani, A., Zarifkar, A., Sheikhi, M. H., & Miri, M. "Design Of A Tunable Graphene Plasmonic-On-White Graphene Switch At Infrared Range". *Superlattices and Microstructures*, 2017.
- [33] K. Nehru, T. Nagarjuna, et al., J. "Nano- Electron". *Phys.* 9 No 4, 04018 (2017).