

# Non-Blocking and Multi Wavelength Optical Router Design based on Mach-zehnder Interferometer in 3-D Optical Network on Chip

Sanaz Asadinia<sup>1\*</sup>, Mahdi Mehrabi<sup>2</sup>, Elham Yaghoubi<sup>3</sup>

1- Department of Computer Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran.  
Email: s.asadinia@khuisf.ac.ir (Corresponding author)

2- Department of Computer Engineering, Shiraz Branch, Islamic Azad University, Shiraz, Iran.  
Email: mehrabi@iaushiraz.ac.ir

3- Faculty of Computer Engineering, Najafabad Branch, Islamic Azad University, Najafabad, Iran.  
Email: e.yaghoubi@pco.iaun.ac.ir

Received: October 2020

Revised: January 2021

Accepted: March 2021

## ABSTRACT:

Due to the increasing number of cores in a chip, electronic networks on chip cannot be an effective solution for using multi-core processors. The use of optical connection technology for networks on 3D chip is an ideal choice recommended in response to delay and reliability. In optical network architecture on 3D chip, 7-port routers are used to data transfer. The structure of the optical routers in the network on the 3D optical chip affects the Performance transmission of the entire network so that the provision of optical router with minimal loss and power consumption is considered by researchers in this domain. In this study, a seven-port Non-blocking optical router based on the Mach Zehnder interferometer optical switch in the network on a 3-D optical chip is presented. This router consists of 18 Mach Zehnder interferometer optical switches that can transfer multiple wavelengths concurrently. To evaluate the proposed 7-port router in the network on the 3D optical chip, the parameters of insertion loss, bandwidth density and power consumption are considered and the simulation results represent that this router decreases the loss as much as possible and improves the use of the wavelength channel comparing to available router and has the ability to transfer 4 wavelengths simultaneously with a wavelength range of 1525-1565 nm and a data transfer rate of 20Gbps for all 42 optical links. So it is useable for optical connection on the chip.

**KEYWORDS:** Insertion Loss, Non-blocking, Mach-Zehnder Interferometer (MZI), Optical Router, 3D Optical Network on Chip (3D-ONoC), Power Consumption, Wavelength Division Multiplexing (WDM).

## 1. INTRODUCTION

In recent years, the demand for complicated computing programs has been increased. Multiple processors have appeared on the chip to improve computing performance such as more connection bandwidth, delay and lower power consumption.

Network on a chip which uses some processors for parallel calculation can be a suitable solution for the above. However, the metal connections ordinarily that are used in the network on the chip changed in limited bandwidth, long release delay, and high energy consumption [1-3]. Photonic network on chip is a hopeful solution to overcome these limitations. Their compatibility with Complementary Metal-Oxide Semiconductor (CMOS) technology, silicon photonics changed to a great candidate to make network on chip [3].

On the other hand, photonic can obtain higher bandwidth densities than Wavelength Division Multiplexing (WDM). Wavelength division multiplexing is a method that transfers many photonic signals in different wavelengths in parallel on a signal transferring line, which increases the network bandwidth and decreases the connection delay performance. In other words, optic transferring with high bandwidth can be obtained by using WDM technology [3], [4].

Topology selection in network design shows the whole system characteristics. There are multiple various topologies of optical networks on chip such as Mesh, Torus, Fat-Tree and flattened butterfly.

Mesh topology is useful in a wide range of applications because it has a simple and ordered structure that is appropriate for designing two-dimensional layers on silicon chips. In two-dimensional

mesh networks, each routing node consists of the main ports (north, south, east, and west) to connect to other nodes, and also uses a local port to support connections with calculation elements [2-4].

One of the major components in the optical network on chip is the optical router, which can be used to choose the way between the input and output ports. An optical router is also used to connect between one processing core and other remote processing cores in optical networks. These routers contain several optical switches that are connected to each other based on a specific topology [1-4].

In recent years, optical routers based on the Micro Ring Resonator (MMR) and Mach Zehnder interferometer (MZI) have been presented. Routers based on Mach-Zehnder are able to routing with high-speed for transferring data at nanosecond switching times, while the microring resonator switching speed is microsecond. Mach Zehnder -based router design also decreases the number of switching elements and waveguide crossing, and improves performance in terms of power consumption, bandwidth, and waveguide crossing, in contrast to the type of microring resonator [3-8].

In this paper, a seven-port multi-wavelength optical router is presented, which contains Mach Zehnder  $2 \times 2$  optical switches. Comparing to the previous researches, number of optical switches used in this router has been significantly decreased, which means that the power consumption of the optical switch in the network can be reduced. The simulation results indicate that 42 input/output paths have been successfully confirmed by transferring 20 Gbps data over a 7-port optical router.

The rest of the paper is organized as follows: section 2 explains the basic concepts in optical network on chip. Such as network architecture on optical chip and network on 3-D optical chip and Mach Zehnder optical switch characteristics are discussed.

Section 3 introduces a review on optical routers used in the 3-D topology to decrease network loss on the optical chip.

In section 4, the proposed optical seven port router are explained. Part 5 also compares and analyzes the performance of the proposed router with other current routers.

Conclusion is presented in part 6.

## 2. BASIC CONCEPTS

### 2.1. Photonic Network on Chip Architecture

The outline of the optical network on chip consists of 3 logical layers: Processor layer, Memory layer and Photonic network layer [9].

Processor Layer is where the processing cores are placed and act as calculating resources for all connections. The upper layers, the Photonic network layer, provide high-speed optical connection between each pair of processing cores via optical links and

routers. However, the Photonic layer is not able to adjust all optical devices and needs to be adjusted before any optical data can be transferred, which is the job of the Memory layer. It is also responsible to convert electrical data into photonic and vice versa. Fig. 1 indicates topology plane [9].




Fig. 1. 3 layer photonic plane [9].

### 2.2. 3D Optical Network on Chip

One of the solutions to overcome the bandwidth limit of electrical connections is to use three-dimensional structures. Nowadays 3D technology has been presented to meet the need for higher efficiency and speed as well as lower power consumption in integrated circuits [3-8]. In 3-D design, each chip will be separated into a number of blocks and each block will be placed vertically on top of each other in a separate layer of silicon. Vertical layer connections will be made by vertical interlayer links [10]. One of the most important cases in 3-D integrated circuits is heat transferring. The effect of heat has a great influence on proficiency and reliability in today's integrated circuits. The effects of heat generated in 3-D circuits are of special importance. 3-D integration technology enables the realization of combined technology with optical networks on an electrically controlled chip. The electrically controlled optical network is implemented in a two-layer 3-D chip in which the optical layer is stacked on top of the CMOS electrical layer. Fig. 2 indicates a photonic network on a chip architecture according to a 3-D mesh [5-8].

### 2.1. Characterization of MZI Optical Switch

Since a lot of attention must be paid on matching the data bandwidth with the switch bandwidth to transfer the optical signal at high data rates, optical routers based on Mach Zehnder interferometer switches are very appropriate. Mach Zehnder Interferometer is a  $2 \times 2$  optical switch with wide bandwidth that is useful in the optical routers' design because of its remarkable advantages. The structure of a Mach Zehnder interferometer switch is shown in Fig. 3. This switch consists of two values of 0.1 dB loss per directional coupler (DC1, DC2) and two waveguides (Wg1, Wg2). In fact, the switch consists of two 50% directional

couplers and two arms connected to the couplers, one of which is optically longer and causes a phase difference in these arms [11-13].

Fig. 4 shows that when the Mach Zehnder optical switch is in the cross mode, the optical signal is transferred from Port1<sub>IN</sub> (Port2<sub>IN</sub>) to Port2<sub>OUT</sub> (Port1<sub>OUT</sub>).

When the Mach Zehnder optical switch is in Bar mode, the  $\pi$  phase change causes the optical signal to be transmitted from Port1<sub>IN</sub> (Port2<sub>IN</sub>) to Port1<sub>OUT</sub> (Port2<sub>OUT</sub>).




Fig. 2. The topology structure of 3-D mesh-based ONoC [7].




Fig. 3. The schematic of a directional coupler 2x2 MZI- based optical switch.




Fig. 4. Schematic of the 2x2 MZI in Cross status and Bar status.

2.2. Related Work

Optical routers are an important element on the network on optical chips. Most of these designs are based on the microring resonator, while the routers can be designed by using Mach-Zehnder interferometer

switches. The common purpose of all these routers is to increase system performance and obtain the desired values in parameters of the physical layer of the optical network. Because of the benefits of Mach-Zehnder interferometer switches over microring resonator switches, such as wide connection bandwidth and high thermal tolerance, researchers have paid attention to the design of optical routers by using these elements [14-17]. Routers in this classification have been of great notices to researchers, and in this part, the most important ones in the network on the 2-D and 3-D chips that have been presented in recent years are investigated [17-27].

In 2015, Elham Yaghoubi et al. presented the first six-port and seven-port optical routers based on Mach-Zehnder interferometers, as indicated in Fig. 5 [26]. The six-port router has 12 Mach-Zehnder interferometer switch and 11 waveguide crossing. The advantage of this design over a similar model with microring resonator is a decrease of about 50% in the number of switching elements and the number of waveguide crossing; this improves power consumption, insertion loss and crosstalk noise [26].




Fig. 5. (a) The first 6-port router based on Mach-Zehnder interferometer [26].




Fig. 5. (b) The first 7-port router based on Mach-Zehnder interferometer [26].

In 2017, Yunchou Zhao et al. [28] introduced a five-port router design by only 8 Mach-Zehnder switches. As can be noticed in Fig. (6-a), this router has no waveguide crossing and has Significant improvement in insertion loss and speed comparing to previous designs of five-port optical router based on Mach-Zehnder interferometer [28].

In 2018, Zhou et al. [30] presented a five-port optical router design based on Mach-Zehnder interferometer switches. As can be seen in Fig. (6-b), this router has 8 Mach-Zehnder switches and 2 waveguide crossing, and its designing idea is taken from the general and scalable structure of the Spanke-benes topology [29]. For this goal, after optimizing and removing the switches that are always in Cross mode, they obtained the final design [30].




Fig. 6. (a) 5-port optical router Ting Zhou [28]. (b) improved five-port optical router Benes [30].

In 2018, Haojia et al. [31] presented a 6-port router based on the spanke-benes architecture that consists of 12 Mach Zehnder interferometer switches and 2 waveguide crossing as indicated in Fig. 7. The architecture was made by replacing three Mach Zehnder interferometer optical switches in the Spanke-Benes network with waveguide crossing. Comparing with the Spanke-Benes network, the number of optical switching elements decreases by 20%, while the connection of the routing path is maintained. The purpose of this design is to provide a router with the least number of optical devices and reduce power consumption.




Fig. 7. 6-port optical router [31].

Table 1. Comparison between different Optical Routers.

| Router                     | Number of Mach-Zehnder Interferometer | Number of waveguide crossing |
|----------------------------|---------------------------------------|------------------------------|
| 6×6 Optical Router in [26] | 12                                    | 11                           |
| 7×7 Optical Router in [26] | 22                                    | 24                           |
| 5×5 Optical Router in [28] | 8                                     | 0                            |
| 5×5 Optical Router in [30] | 8                                     | 2                            |

In Table 1, the most important routers considered in recent years in terms of the parameters of the number of Mach-Zehnder interferometers and the number of waveguide crossing have been compared.

### 3. PROPOSED OPTICAL ROUTER ARCHITECTURE

Since in 3-D mesh architecture, a seven-port router is needed maximum, it is essential to design a seven-port router using Mach-Zehnder interferometer for using in 3-D mesh architecture of a photonic network on chip. Reducing the number of Mach-Zehnder switching elements and waveguide crossing decreases power consumption, consumption area and insertion loss, which will improve router performance.

Fig. 8 indicates the architecture of a seven-port optical router with 18 Mach-Zehnder optical switches and zero waveguide crossings. This router is able to transfer 4 wavelengths simultaneously with a wavelength range of 1525-1565 nm and data transfer rate of 20Gbps for each optical link. This router is the first seven-port optical router that can transmit multiple wavelengths. Table 2 shows the 42 physical paths for the proposed optical router. Each routing mode consists of seven routing paths that connect the seven input and output ports, and information can be transferred in parallel. The light injected at the input of each port cannot be directed to the output of the same port, in other words, there is no U-turn. An optical link between one input and output port will not block any of the probable optical links between the other input and output ports.

To recognize the proposed Mach-Zehnder switch mode,  $M_i$  is presented in bar mode as  $M_i^B$  and  $M_i$  switch in cross mode as  $M_i^C$ . Seven-port optical router with a number of non-repetitive routing modes is  $N!$  that is fact  $(7) = 5040$ . Each routing mode contains seven connection paths for the input-output ports, which can transfer information in parallel.




Fig. 8. The schematic of the proposed 7-port optical router.

Table 2. Routing paths of the proposed seven-port router.

|        | O1   | O2   | O3   | O4   | O5  | O6  | O7  |
|--------|--|--|--|--|---|---|---|
| I<br>1 | —  | M2 <sup>C</sup><br>M4 <sup>C</sup><br>M7 <sup>C</sup><br>M10 <sup>C</sup><br>M15 <sup>C</sup>                    | M2 <sup>B</sup><br>M5 <sup>C</sup><br>M8 <sup>C</sup><br>M11 <sup>C</sup><br>M16 <sup>C</sup>                    | M2 <sup>C</sup><br>M4 <sup>C</sup><br>M7 <sup>B</sup><br>M8 <sup>C</sup><br>M12 <sup>C</sup><br>M17 <sup>C</sup> | M2 <sup>C</sup><br>M4 <sup>B</sup><br>M5 <sup>C</sup><br>M13 <sup>C</sup><br>M18 <sup>C</sup>                       | M2 <sup>C</sup><br>M4 <sup>B</sup><br>M5 <sup>C</sup><br>M13 <sup>C</sup><br>M18 <sup>B</sup>                       | M2 <sup>C</sup><br>M4 <sup>B</sup><br>M5 <sup>C</sup><br>M13 <sup>B</sup>   |
| I<br>2 | M1 <sup>C</sup><br>M3 <sup>C</sup><br>M6 <sup>C</sup><br>M9 <sup>C</sup><br>M14 <sup>C</sup> | —  | M1 <sup>B</sup><br>M2 <sup>C</sup><br>M5 <sup>C</sup><br>M8 <sup>C</sup><br>M11 <sup>C</sup><br>M16 <sup>C</sup> | M1 <sup>B</sup><br>M2 <sup>C</sup><br>M5 <sup>C</sup><br>M8 <sup>B</sup><br>M12 <sup>C</sup><br>M17 <sup>C</sup> | M1 <sup>B</sup><br>M2 <sup>C</sup><br>M5 <sup>B</sup><br>M13 <sup>C</sup><br>M18 <sup>C</sup>                       | M1 <sup>C</sup><br>M3 <sup>B</sup><br>M4 <sup>C</sup><br>M5 <sup>C</sup><br>M13 <sup>C</sup><br>M18 <sup>B</sup>    | M1 <sup>C</sup><br>M3 <sup>B</sup><br>M4 <sup>C</sup><br>M5 <sup>C</sup><br>M13 <sup>B</sup>  |
| I<br>3 | M1 <sup>B</sup><br>M3 <sup>C</sup><br>M6 <sup>C</sup><br>M9 <sup>C</sup><br>M14 <sup>C</sup> | M1 <sup>B</sup><br>M3 <sup>C</sup><br>M6 <sup>C</sup><br>M9 <sup>B</sup><br>M10 <sup>C</sup><br>M15 <sup>C</sup> | —  | M1 <sup>C</sup><br>M2 <sup>C</sup><br>M5 <sup>C</sup><br>M8 <sup>B</sup><br>M12 <sup>C</sup><br>M17 <sup>C</sup> | M1 <sup>C</sup><br>M2 <sup>C</sup><br>M5 <sup>B</sup><br>M13 <sup>C</sup><br>M18 <sup>C</sup>                       | M1 <sup>C</sup><br>M2 <sup>C</sup><br>M5 <sup>B</sup><br>M13 <sup>C</sup><br>M18 <sup>B</sup>                       | M1 <sup>C</sup><br>M2 <sup>C</sup><br>M5 <sup>B</sup><br>M13 <sup>B</sup>   |
| I<br>4 | M3 <sup>B</sup><br>M6 <sup>C</sup><br>M9 <sup>C</sup><br>M14 <sup>C</sup>                    | M3 <sup>C</sup><br>M4 <sup>B</sup><br>M7 <sup>C</sup><br>M10 <sup>C</sup><br>M15 <sup>C</sup>                    | M3 <sup>C</sup><br>M4 <sup>B</sup><br>M7 <sup>B</sup><br>M8 <sup>C</sup><br>M12 <sup>C</sup><br>M17 <sup>C</sup> | —  | M3 <sup>C</sup><br>M4 <sup>C</sup><br>M5 <sup>C</sup><br>M13 <sup>C</sup><br>M18 <sup>C</sup>                       | M3 <sup>C</sup><br>M4 <sup>C</sup><br>M5 <sup>C</sup><br>M13 <sup>C</sup><br>M18 <sup>B</sup>                       | M3 <sup>C</sup><br>M4 <sup>B</sup><br>M7 <sup>C</sup><br>M10 <sup>B</sup><br>M11 <sup>C</sup><br>M12 <sup>C</sup><br>M13 <sup>C</sup> |
| I<br>5 | M6 <sup>B</sup><br>M9 <sup>C</sup><br>M14 <sup>C</sup>                                       | M6 <sup>C</sup><br>M7 <sup>B</sup><br>M10 <sup>C</sup><br>M15 <sup>C</sup>                                       | M6 <sup>B</sup><br>M9 <sup>C</sup><br>M14 <sup>B</sup><br>M15 <sup>C</sup><br>M16 <sup>B</sup>                   | M6 <sup>B</sup><br>M9 <sup>C</sup><br>M14 <sup>B</sup><br>M15 <sup>C</sup><br>M16 <sup>B</sup>                   | —   | M9 <sup>B</sup><br>M14 <sup>B</sup><br>M15 <sup>C</sup><br>M16 <sup>C</sup><br>M17 <sup>C</sup><br>M18 <sup>C</sup> | M6 <sup>C</sup><br>M7 <sup>C</sup><br>M8 <sup>C</sup><br>M12 <sup>B</sup><br>M13 <sup>C</sup>   |
| I<br>6 | M9 <sup>B</sup><br>M14 <sup>C</sup>  | M9 <sup>C</sup><br>M10 <sup>B</sup><br>M15 <sup>C</sup>  | M9 <sup>C</sup><br>M10 <sup>C</sup><br>M11 <sup>B</sup><br>M16 <sup>C</sup>                                      | M9 <sup>C</sup><br>M10 <sup>C</sup><br>M11 <sup>C</sup><br>M12 <sup>B</sup><br>M17 <sup>C</sup>                  | M9 <sup>C</sup><br>M10 <sup>C</sup><br>M11 <sup>C</sup><br>M12 <sup>C</sup><br>M13 <sup>B</sup><br>M18 <sup>C</sup> | —   | M9 <sup>C</sup><br>M10 <sup>C</sup><br>M11 <sup>C</sup><br>M12 <sup>C</sup><br>M13 <sup>C</sup>                                       |
| I<br>7 | M14 <sup>B</sup>   | M14 <sup>C</sup><br>M15 <sup>B</sup>   | M14 <sup>C</sup><br>M15 <sup>C</sup><br>M16 <sup>B</sup>   | M14 <sup>C</sup><br>M15 <sup>C</sup><br>M16 <sup>C</sup><br>M17 <sup>B</sup>                                     | M14 <sup>C</sup><br>M15 <sup>C</sup><br>M16 <sup>C</sup><br>M17 <sup>C</sup><br>M18 <sup>B</sup>                    | M14 <sup>C</sup><br>M15 <sup>C</sup><br>M16 <sup>C</sup><br>M17 <sup>C</sup><br>M18 <sup>C</sup>                    | —   |

4. SIMULATION RESULTS

In this study, an optisystem simulator is used to evaluate the performance of an optical router, and eye diagrams of each input and output path for each of the routers with 20Gbps optical signal for wavelengths of 1525-1565 nm are achieved.

In each input/output path for the proposed router, parameters such as insertion loss, bit error ratio (BER), Q-factor and power consumption are obtained.

In order to simulate the router, a laser source is used to drive the random bit sequence generated by a pulse-pattern generator. Each output port has a photo detector and a low-pass filter, and finally, the optical signals at each output port of the optical router were sent to a digital connection analyst to observe the waveforms and eye diagrams [32, 33].

Table 3. Insertion Loss Parameters in MZI Router.

| Parameters                      | value                    |
|---------------------------------|--------------------------|
| propagation loss in silicon[36] | 1.7 dB/cm                |
| Waveguide crossing[13]          | 0.03 dB                  |
| Waveguide bend[36]              | 0.005 dB/90 <sup>0</sup> |
| MZI-Bar[13]                     | 1.2 dB                   |
| MZI-Cross[13]                   | 0.25 dB                  |

4.1. Insertion Loss

To calculate the optical signal insertion loss in each of the router input / output paths with the proposed 7-port, relation (1) and the values in Table 3 has been used.

$$\begin{aligned}
 \text{Router}_{\text{loss}} &= \sum (\text{Propagation}_{\text{loss}} + \text{Waveguide Crossing}_{\text{loss}} \\
 &+ \text{Waveguide Bending}_{\text{loss}} + \text{on MZI}_{\text{loss}} + \text{off MZI}_{\text{loss}}) \quad (1)
 \end{aligned}$$

Effective parameters in insertion loss consist of propagation dissipation, waveguide crossings, waveguide bending, and loss due to the passing of photonic signal through the switching elements. Since the Mach-Zehnder interferometer switch is used in these routers, in order to calculate the insertion loss of passing through the switching elements, the moods in which the Mach-Zehnder interferometer switch is in bar or cross mode must be considered. The amount of insertion loss of photonic signal propagation of waveguides is in centimeter unit, and since the size of Mach-Zehnder interferometer switches is  $93 \times 1.7 \mu\text{m}^2$  and the length of waveguides inside the router is a few hundred micrometers, the loss of light signal propagation in waveguide is not considered.

Since the design of the proposed router uses less Mach Zehnder switches and the number of waveguide crossing in this router has reached zero, the proposed router has less design complexity comparing with current optical routers. The comparison between the 6-

port and 7-port routers introduced so far is summarized in terms of performance in Table 4.


**Table 4.** Maximum, Minimum Insertion Loss and Number of Component switching Comparisons with different routers.

| Router                      | Number of Mach-Zehnder Interferometer | Number of waveguide crossing | Max Insertion Loss (dB) | Min Insertion Loss (dB) |
|-----------------------------|---------------------------------------|------------------------------|-------------------------|-------------------------|
| 6×6 Optical Router in [26]  | 12                                    | 11                           | 8.7                     | 2.48                    |
| 6×6 Optical Router in [31]  | 12                                    | 2                            | 7.8                     | 2.2                     |
| 7×7 Optical Router in [26]  | 22                                    | 24                           | 12.47                   | 2.48                    |
| Proposed 7×7 Optical Router | 18                                    | 0                            | 7.9                     | 1.2                     |

The maximum and minimum insertion loss for the proposed router and the router in [26] are represented in Fig. 9. The change in network size due to the minimum path length of both nodes does not affect the minimum insertion loss in this proposed router. It should be mentioned that the insertion loss varies slightly along the maximum path.

**4.2. Q-Factor and BER and Eye Diagram**

The amount of insertion loss and the eye diagram calculated for each of the 42 seven-port optical router paths are indicated in Fig. 10. As is known, the maximum and minimum insertion loss rates are 7.9 and 1.2, respectively. In these two routers, the eye diagram has the highest amount of noise and the lowest amount of noise, respectively, which can be because of the larger number of Mach-Zehnder switches in this router in the bar mode, which causes more insertion loss than other input-output routers.




**Fig. 9.** Maximum and Minimum possible insertion loss of various mesh network sizes for the proposed 7-port optical router and 7-port optical router in [26]

**Table 5.** Q-Factor Parameter Results for the 42 possible input-output routings through the seven-port optical router.

|     | O1         | O2         | O3         | O4         | O5         | O6         | O7         |
|-----|------------|------------|------------|------------|------------|------------|------------|
| I 1 | ---        | 6.98<br>33 | 6.89<br>21 | 6.58<br>12 | 6.89<br>21 | 6.69<br>05 | 7.24<br>43 |
| I 2 | 6.98<br>33 | ---        | 6.58<br>12 | 6.51<br>94 | 6.69<br>05 | 6.51<br>94 | 6.69<br>05 |
| I 3 | 6.89<br>21 | 6.51<br>94 | ---        | 6.58<br>12 | 6.89<br>21 | 6.69<br>05 | 7.24<br>43 |
| I 4 | 7.28<br>45 | 6.89<br>21 | 6.51<br>94 | ---        | 6.98<br>33 | 6.89<br>21 | 6.30<br>93 |
| I 5 | 7.74<br>23 | 7.28<br>45 | 6.61<br>76 | 6.69<br>05 | ---        | 6.51<br>94 | 6.89<br>21 |
| I 6 | 7.98<br>03 | 7.74<br>23 | 7.28<br>45 | 6.89<br>21 | 6.58<br>12 | ---        | 6.98<br>33 |
| I 7 | 8.06<br>04 | 7.98<br>03 | 7.74<br>23 | 7.28<br>45 | 6.89<br>21 | 6.98<br>33 | ---        |

Table 5 shows the Q-factor and Table 6 represents the bit error rates for the proposed router with 20Gbps optical signal at 1525-1565nm at 42 input-output paths. The data in Table 5 and Table 6 are proper for both proposed 7-port routers parameters for use in the optical network on chip especially the 3-D mesh architecture.



**Fig. 10.** Eye diagram and insertion loss for the 42 possible input-output routings through the seven-port optical router

**Table 6.** BER results for the 42 possible input-output routings through the seven-port optical router

|    | O1    | O2    | O3    | O4    | O5    | O6    | O7    |
|----|-------|-------|-------|-------|-------|-------|-------|
| I1 | ---   | 55.68 | 56.85 | 60.47 | 56.08 | 56.46 | 52.08 |
| I2 | 55.68 | ---   | 60.47 | 60.87 | 56.46 | 60.87 | 56.46 |
| I3 | 56.08 | 60.87 | ---   | 60.47 | 56.08 | 56.46 | 52.08 |
| I4 | 51.6  | 56.08 | 60.87 | ---   | 55.68 | 56.08 | 65.25 |
| I5 | 47.2  | 51.6  | 56.87 | 56.87 | ---   | 60.87 | 56.08 |
| I6 | 42.88 | 47.2  | 51.6  | 56.08 | 60.47 | ---   | 55.68 |
| I7 | 38.48 | 42.88 | 47.2  | 51.6  | 56.08 | 55.68 | ---   |

**4.3. Bandwidth Density**

An important parameter for designing network connections is the optical power budget because it determines the performance of the network bandwidth as well as the acceptable insertion loss. If the lower and upper limits of the optical power budget are named S and P, a value higher than P will result in nonlinear effects [32, 34-35]. This causes insertion loss and undesirable changes. If the optical power budget is lower than the sensitivity of the detector (S), then the receiver loses the ability to photo detector. The difference between P and S determines the optical power budget.

$$P - S \geq IL_{max} + 10 \log_{10}^n \tag{2}$$


According to formula (2), n is the allowed number of wavelength channels and  $IL_{max}$  is the maximum insertion loss [32, 34- 35]. Fig. 11 depicts the chart for the allowed number of wavelength channels in various mesh network sizes for different routers.

**4.4. Power Consumption**

The other parameter considered in this paper is power consumption. The output power consumption is measured and calculated separately for each of the 42 proposed routers routes.

Table 7 shows the power consumption of the 42 proposed routers routes. The maximum power

consumption is 65.25 mw, which is related to the route I4 to O7, this is when all the optical switches are set to the state with the most energy consumption and the highest insertion loss is achieved. The lowest power consumption is 38.48 mw, which relates to the route I7 to O1, this is when all the optical switches are set in a state with less energy consumption and with the least amount of insertion loss.



**Fig. 11.** Allowed number of wavelength channels in various mesh network sizes for different routers.

**Table 7.** Power Consumption Results for the 42 possible input-output routings through the seven-port optical router.

|    | O1    | O2    | O3    | O4    | O5    | O6    | O7    |
|----|-------|-------|-------|-------|-------|-------|-------|
| I1 | ---   | 55.68 | 56.85 | 60.47 | 56.08 | 56.46 | 52.08 |
| I2 | 55.68 | ---   | 60.47 | 60.87 | 56.46 | 60.87 | 56.46 |
| I3 | 56.08 | 60.87 | ---   | 60.47 | 56.08 | 56.46 | 52.08 |
| I4 | 51.6  | 56.08 | 60.87 | ---   | 55.68 | 56.08 | 65.25 |
| I5 | 47.2  | 51.6  | 56.87 | 56.87 | ---   | 60.87 | 56.08 |
| I6 | 42.88 | 47.2  | 51.6  | 56.08 | 60.47 | ---   | 55.68 |
| I7 | 38.48 | 42.88 | 47.2  | 51.6  | 56.08 | 55.68 | ---   |

**5. CONCLUSION**

In this article, a multi-wavelength seven-port non-block optical router is proposed that is appropriate for optical connections with high throughput in a photonic network on chip based on 3-D mesh. This router consists of 18 Mach-Zehnder optical switches. Optical router routing function is simulated by transferring 4 optical wavelengths simultaneously at any time for each desired port of 42 possible physical connections by OptiSystem simulator. The proposed router is evaluated in terms of insertion loss, Q factor, Bit Error Rate (BER) and power consumption. The simulation results indicate that this router decreases the insertion loss and improves the use of wavelength channels as much as possible comparing with the currently considered routers. So it delays reduction and the impact on energy levels.

## REFERENCES

- [1] Weichen L, Guiyu T, Mengquan L, "Autonomous Temperature Sensing for Optical Network-on-Chip". *Journal of Systems Architecture*, Vol. 102, 101650, 2020.
- [2] Kulkarni et al., "An energy-efficient programmable manycore accelerator for personalized biomedical applications", *IEEE Trans. Very Large Scale Integr.(VLSI) Syst.*, Vol. 26, No. 1, pp. 96-109, Jan.2017.
- [3] K. Bergman, L. P. Carloni, A. Biberman, J. Chan, and G. Hendry, "Photonic network-on-chip design" *Springer*, 2014.
- [4] Liu, et al., "Wavelength-Reused Hierarchical Optical Network on Chip Architecture for Many core Processors", *IEEE Transactions on Sustainable Computing*, Vol. 4, No. 2, pp. 231-244. 2019.
- [5] Y. Ye et al., "3-D mesh-based optical network-on-chip for multiprocessor system-on-chip," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, Vol. 32, No. 4, pp. 584–596, Apr. 2013.
- [6] K. Zhu, H. Gu, Y. Yang, W. Tan, and B. Zhang, "A 3D multilayer optical network on chip based on mesh topology," *Photon. Netw. Commun.* Vol. 2016, No. 3, pp. 293–299, 2016.
- [7] H. Gu and J. Xu, "Design of 3D Optical Network on Chip," in *Proc. IEEE Symp. Photon. Optoelectronics*, pp. 1–4, 2009.
- [8] J. H. Lau, "Through-Silicon Vias for 3D Integration". New York, NY, USA: McGraw-Hill, ISBN-13 978-0071785143, 2012.
- [9] M. Segev and A. Szameit, "Introduction to Photonic Topological Insulators", AMOLF Nanophotonics Summer School, June 2019.
- [10] Guo P, Hou W, Guo L, Yang Q, Ge Y, Liang H, "Low Insertion Loss and Non-Blocking Microring-Based Optical Router for 3D Optical Network-on-Chip". *IEEE Photonics Journal*. DOI:10.1109/JPHOT.2018.2796094, 2018.
- [11] G. Dimitrakopoulos, A. Psarras, I. Seitanidis, "Microarchitecture of network-on-chip routers, a designer's perspective", *Springer Press, New York, NY, USA, 2015*.
- [12] L. Lu, L. Zhou, Z. Li, X. Li, J. Chen, "Broadband 4×4 non-blocking silicon electro optic switches based on Mach-Zehnder interferometers", *IEEE Photon.J.*, Vol. 7, No. 1, Feb. 2015.
- [13] M. Bahadori, S. Rumley, R. Polster, and K. Bergman, "Loss and crosstalk of scalable MZI-based switch topologies in silicon photonic platform," in *2016 IEEE Photonics Conference (IPC)*, pp. 615-616, 2016.
- [14] N. Dupuis et al., "Design and fabrication of low insertion-loss and low-crosstalk broadband 2 × 2 Mach-Zehnder silicon photonic switches", *J.Lightw. Technol.*, Vol. 33, No. 17, pp. 3597-3606, Sep. 2015.
- [15] E. Fusella and A. Cilardo, "H2ONoC: A hybrid optical-electronic NoC based on hybrid topology", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 25, No. 1, pp. 330-343, 2017.
- [16] R. Cao, Y. Yang, H. Gu, and L. Huang, "A thermal-aware power allocation method for optical network-on-chip," *IEEE Access*, Vol. 6, pp. 61176–61183, 2018.
- [17] T. Zhou, H. Jia, J. Dai, S. Yang, L. Zhang, X. Fu, L. Yang, "Rearrangeable-nonblocking five-port silicon optical switch for 2-D-mesh network on chip", *IEEE Photon. J.*, Vol. 10, No. 3, Jun. 2018.
- [18] J. H. Lee, et al., "Insertion Loss-Aware Routing Analysis and Optimization for a Fat-Tree-Based Optical Network-on-Chip", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 37. No. 3, pp. 559-572. Mar. 2018.
- [19] M. Rehan Yahya, et al., "HoneyComb ROS: A 6 × 6 Non-Blocking Optical Switch with Optimized Reconfiguration for ONoCs", *Electronics*, July.2019.
- [20] T. Alexoudi, et al., "Optics in computing: From photonic network-on-chip to chip-to-chip interconnects and disintegrated architectures," *Journal of Lightwave Technology*, Vol. 37, No. 2, pp. 363-379, Jan 2019.
- [21] T. Zhou and H. Jia, "Method to optimize optical switch topology for photonic network-on-chip," *Opt. Commun.*, Vol. 413, pp. 230-235, Apr. 2018.
- [22] Y. Wu, C. Lu, AND Y. Chen, "A Survey of routing algorithm for mesh network-on-chip," *Frontiers of computer science*, Vol. 10, pp. 591-601, 2016.
- [23] Asadinia S, Mehrabi M, Yaghoubi E, "Surix: Non-blocking and low insertion loss micro-ring resonator-based optical router for photonic network on chip," *The Journal of Supercomputing*, <https://doi.org/10.1007/s11227-020-03442-4>, 2020.
- [24] Geng, M.; Tang, Z.; Chang, K.; Huang, X.; Zheng, J. "N-port strictly non-blocking optical router based on Mach-Zehnder optical switch for photonic networks-on-chip". *Opt. Commun*, 383, pp. 472–477, 2017.
- [25] Zhao, Shuoyi, Liangjun Lu, Linjie Zhou, Dong Li, Zhanzhi Guo, and Jianping Chen. "16×16 silicon Mach-Zehnder interferometer switch actuated with waveguide microheaters." *Photonics Research* 4, No. 5: 202-207, 2016.
- [26] Elham Yaghoubi and M. Reshadi, "Five-Port Optical Router Design Based on Mach-Zehnder Switches for Photonic Networks-on-Chip," *Journal of Advances in Computer Research*, Vol. 7, pp. 47-53, 08/01, 2016.
- [27] Yaghoubi, E.; Reshadi, M.; Hosseinzadeh, M. "Mach-Zehnder-based optical router design for photonic networks on chip". *Opt. Eng*, 54, 035102, 2015.
- [28] Yunchou Zhao, Hao Jia, Jianfeng Ding, Lei Zhang, Xin Fu, and L. Yang, "Five-port silicon optical router based on Mach-Zehnder optical switches for photonic networks-on-chip," *Journal of Semiconductors*, Vol. 37, p. 114008, 2017.
- [29] R. A. Spanke and V. E. Benes, "N-stage planar optical permutation network," *Applied Optics*, Vol. 26, pp. 1226-1229, 1987/04/01, 1987.
- [30] T. Zhou, H. Jia, J. Dai, S. Yang, L. Zhang, X. Fu, et al., "Rearrangeable-Nonblocking Five-Port Silicon Optical Switch for 2-D-Mesh Network on Chip,"



- IEEE Photonics Journal*, Vol. 10, pp. 1-8, 2018.
- [31] Hao J, Ting Zh, Yunchou Zh, Yuhao X, Jincheng D, Lei Zh, Jianfeng D, Xin F and Lin Y, "**Six-port optical switch for cluster-mesh photonic network-on-chip**", *Nanophotonics*; Vol. 7(5), pp. 827–835, 2018.
- [32] Freude, W., Schmogrow, R., Nebendahl, B., Winter, M., Josten, A., Hillerkuss, D., Koenig, S., Meyer, J., Dreschmann, M., Huebner, M., Koos, C., Becker, J., Leuthold, J. "**Quality metrics for optical signals: Eye diagram, Q-factor, OSNR, EVM and BER,**" *2012 14th International Conference on Transparent Optical Networks (ICTON)*, pp. 1-4, 2-5, July 2012.
- [33] Breed and Gray, "**Analyzing signals using the eye diagram,**" *High Frequency Electronics*, Vol. 4, pp. 50-53, 2005.
- [34] Yang, Min, William MJ Green, Solomon Assefa, Joris Van Campenhout, Benjamin G. Lee, Christopher V. Jahnes, Fuad E. Doany, Clint L. Schow, Jeffrey A. Kash, and Yurii A. Vlasov. "**Non-blocking 4x4 electro-optic silicon switch for on-chip photonic networks.**" *Optics express* 19, No.1: 47-54, 2011.
- [35] Geng, M., Tang, Z., Chang, K., Huang, X., Zheng, J. "**N-port strictly non-blocking optical router based on Mach-Zehnder optical switch for photonic networks-on-chip,**" *Optics Communications*, Vol. 383, No. pp. 472-477, 2017.
- [36] F. Xia, L. Sekaric, & Y. Vlasov. "**Ultra-compact optical buffers on a silicon chip**", *Nature Photonics*, 1, pp. 65–71, 2006.