

A 57-64 GHz High-gain Amplifier using Ultra-wideband Inductors in the IMNs and Optimization by PCA and SDSM

Ahmadali Ashrafian¹, Mahmoud Mohammad-Taheri^{2*}, Mohammad Naser-Moghaddasi¹,
Mehdi Khatir¹, Behbod Ghalamkari¹

1- Department of Electrical and Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran.

Email: ahm.ashrafian@iauctb.ac.ir, mn.moghaddasi@srbiau.ac.ir, m-khatir@srbiau.ac.ir, ghalamkari@srbiau.ac.ir

2- School of Electrical and Computer Engineering, College of Engineering University of Tehran, Tehran, Iran.

Email: mtaheri@ut.ac.ir (Corresponding author)

Received: May 2021

Revised: August 2021

Accepted: October 2021

ABSTRACT:

In this paper, the design and optimization of a cascaded common source four-stage millimeter wave amplifier in a 130 nm CMOS technology has been presented. First, Pi-shaped wideband impedance matching networks (IMNs) were used in the Input/Output Impedance Matching Networks (IOIMNs) and inter-stages. Next, single stubs were converted to symmetrical double stubs in the IOIMNs, and an ultra-wideband inductor replaced each stub. Ultra-wideband inductors were also used in series in the inter-stage IMNs to achieve a higher gain in the wider frequency bandwidth. Then, the impedance matrices of IOIMNs and inter-stage were calculated using Planar Circuit Analysis (PCA), which is based on the planar waveguide model and Segmentation/Desegmentation Methods (SDSMs). Finally, by optimizing the length and characteristic impedance of each segment of microstrip line in the IMNs through using an intelligent optimization algorithm in MATLAB, the excellent IMNs were designed, which resulted in an amplifier with $S_{11\min} = -25.3\text{dB}$, $S_{22\min} = -20.6\text{dB}$, and $S_{21\max} = 30.5\text{dB}$ in the frequency range of 57- 64 GHz. With this design method, in addition to incorporating the effect of discontinuities, the fringing fields at the edges of the microstrip as well as the conductor and dielectric losses, the effect of dispersion would be minimized by choosing a substrate whose thickness is much smaller than the wavelength and its relative permittivity is low.

KEYWORDS: Millimeter-Wave Amplifier, Impedance Matching Networks, Planar Circuit Analysis, Segmentation, Desegmentation, Discontinuity Effect, Dispersion Effect.

1. INTRODUCTION

With attention to the daily increasing in mobile users and the use of smartphones, tablets, etc., for watching videos, photo sharing, and browsing the Internet, the transferring of information with high data rate and large capacity are the internet's main requirements. To fulfill such need, the millimeter-wave spectrum is used in the fifth generation Internet (5G). The millimeter-wave amplifiers are one of the circuits required for this frequency spectrum. In the design of these amplifiers, by the appropriate input/output and inter-stage impedance matchings, the returned power decreases, and the transmitted power increases, which in turn increases the gain. The transmission line impedance matching networks for millimeter-wave amplifiers have been implemented in low noise amplifier [1-7], high-gain low noise amplifier [8], wideband low noise amplifier [9], distributed amplifier

for ultra-wideband application [10], ultra-low power low noise amplifier [11], low-power high-gain amplifier [12], low power amplifier [13], power amplifier [14-18], wideband power amplifier [19-21], and millimeter-wave amplifiers [22-25]. However, only the simulated results have been provided in these references, and no solutions were proposed analytically to optimize the networks.

In this paper, after the proper design of Pi-shaped wideband input/output and inter-stage impedance matching networks with minimum lumped elements and their implementation with microstrip lines, to achieve a wider bandwidth, the ultra-wideband inductor [26] is used instead of the usual transmission line stub [3], [12], [23], [27] or spiral inductor [15], which were used in most previous articles. Then, using the planar circuit analysis approach based on the planar waveguide model and SDSMs, the overall impedance

matrix of matching networks is analytically calculated with high accuracy and minimum computation time. Finally, by optimizing the effective parameters in the impedance matrix of matching networks such as, length and characteristic impedance of each rectangular segment by an intelligent optimization algorithm in MATLAB [26], we were able to achieve the main goal of this paper, which is to design an amplifier with a gain of more than 30 dB ($S_{21\max} = 30.5\text{dB}$) in the frequency range of 57 to 64 GHz, and as well excellent input impedance matching ($S_{11\min} = -25.3\text{dB}$) and output impedance matching ($S_{22\min} = -20.6$). It should also be noted that the 57 to 64 GHz bandwidth is an IEEE 802.11 wireless networking standard for WiGig networks. Full-wave numerical methods used in commercial HFSS and ADS simulators to calculate the transfer functions of impedance matching networks have not been used in this paper because the numerical methods are time-consuming, and this makes it impossible to optimize transfer functions using an algorithm in a limited and appropriate time.

The input/output impedances of the transistor in a 130 nm CMOS technology in the frequency range of 60 GHz are capacitive. Impedance matching networks with the minimum number of elements that to be used for the input /output impedance matchings of a transistor to a 50Ω source and a 50Ω load, respectively, are L-shaped impedance matching networks. Since these matching networks are designed with two elements, they occupy little space and minimize the conductor and dielectric losses.

The L-shaped matching networks used at the input with gate-source capacitor and the output with drain-source capacitor form Pi-shaped wideband matching impedance networks. Since the Pi-shaped matching networks designed at the input/output are terminated to a 50-ohm source and a 50-ohm load, respectively, the Q-factor of these networks is low, which makes them wideband.

To achieve the maximum gain in the desired bandwidth after the realization of L-shaped impedance matching networks with microstrip lines at the input and output of the amplifier, first the single stubs are converted to the symmetric double stubs. These stubs are then replaced with ultra-wideband inductors[26]. To optimize the obtained impedance matching networks, it is necessary to calculate their overall impedance matrix analytically, with high accuracy and minimum computation time. By selecting a substrate whose dielectric constant is small and its thickness is much less than the wavelength, while minimizing the dispersion effect, the overall impedance matrix of IOIMNs can be calculated analytically with high accuracy and in a very short time using PCA [28], which is based on the planar waveguide model [29], segmentation [30-32] and desegmentation [33]

methods. Using this design method, the effect of fringing fields at the edges of microstrip lines, conductor and dielectric losses and the effect of discontinuities between microstrip line segments are also taken into account. Finally, by optimizing the parameters that play an essential role in the transfer function of impedance matching networks, such as length and characteristic impedance of each microstrip rectangular segment through an intelligent optimization algorithm, the amplifier with excellent IOIMNs is designed.

In the design of inter-stage impedance matching networks, since the output impedance of each stage and the input impedance of the next stage are capacitive, by adding a piece of microstrip line that has inductive performance in series with them, a Pi-shaped impedance matching network is formed. In this way, higher gain and wider frequency bandwidth can be achieved than the matching networks between the stages used in [12], [15], and [23], which have used a stub parallel to the input and output of the stages.

In this paper, to achieve a wider frequency bandwidth, instead of one piece of the microstrip line, an ultra-wideband inductor consists of three cascaded rectangular microstrip line segments in non-equal and variable characteristic impedances is used. Then, the overall impedance matrix of three segments is calculated using PCA and SDSMs. Finally, the length and characteristic impedance of each rectangular piece is optimized using an intelligent algorithm in MATLAB.

It should be noted that using PCA and SDSMs applied to the equivalent planar waveguide model, the impedance matrix of impedance matching networks can be calculated analytically. Since the impedance matrix calculation results obtained analytically are accurate and the calculation time is very short, through an intelligent algorithm, we can optimize parameters such as the length and characteristic impedance in each segment of the microstrip line that play an essential role in the design of the matching network. This optimization has been done to realize a millimeter wave amplifier with the maximum gain in the frequency range of 57 to 64 GHz. However, this optimization is not possible in commercial full-wave simulators such as HFSS and ADS, because the analysis of impedance matching networks is done using numerical methods that require a relatively long time.

The proposed method can be used in the design and optimization of various millimeter-wave circuits such as amplifiers (low noise, high efficiency, wideband, power, etc.), modulators (PSK, QPSK, etc.), mixers, and types of filters (lowpass, bandpass, bandstop, etc.).

2. DESIGN OF IMPEDANCE MATCHING NETWORKS

In the following sections, the design and optimization of input/output and inter-stage impedance matching networks are examined.

2.1. Design of Amplifier Input Impedance Matching Network

Using a piece of microstrip transmission line and a stub as shown in Fig. 1a, the input impedance of the amplifier, consisting of intrinsic parameters of R_{gs} and C_{gs} can be matched to a 50-ohm source. To achieve an impedance matching network with a wider frequency bandwidth, two symmetric stubs instead of one stub can be used, as shown in Fig. 1b.




Fig. 1. Input impedance matching network using (a) a piece of microstrip transmission line and a stub (b) two symmetric stubs instead of one stub.

To calculate and optimize the transfer function of the input matching network, a matching network impedance matrix shown in Fig. 1b is required. To calculate the impedance matrix, the Green's function of this set is required, which is not available, so first, it is necessary to decompose the matching network of Fig. 1b into rectangular segments whose Green's function is available (see Fig. 2a). Next, using Green's function of each rectangular segment, the impedance matrix of that segment can be calculated.

Since in operating frequency of 57 to 64 GHz, the width of each coupling port is comparable to the wavelength, each port is divided into three subports so

that the injected current in each subport width can be assumed to be uniformly (see Fig. 2a). Then, considering the location of the subports, the impedance matrix is calculated for each rectangular segment.




Fig. 2. (a) Segmentation of configuration of Fig. 1b into regular segments (b) replacing stubs F and G with ultra-wideband inductor realized by three-segment microstrip.

The impedance matrix of the rectangular segment E (\bar{Z}_E), which has 12 subports, and the symmetric stubs of F (\bar{Z}_F), and G (\bar{Z}_G), which have three subports, as shown in Fig. 2a, are expressed in the following general form as[26]:

$$\bar{Z}_E = \begin{bmatrix} \bar{Z}_{pp}^E & \bar{Z}_{pb}^E & \bar{Z}_{pd}^E & \bar{Z}_{pq}^E \\ \bar{Z}_{bp}^E & \bar{Z}_{bb}^E & \bar{Z}_{bd}^E & \bar{Z}_{bq}^E \\ \bar{Z}_{dp}^E & \bar{Z}_{db}^E & \bar{Z}_{dd}^E & \bar{Z}_{dq}^E \\ \bar{Z}_{qp}^E & \bar{Z}_{qb}^E & \bar{Z}_{qd}^E & \bar{Z}_{qq}^E \end{bmatrix},$$

$$\bar{Z}_G = \bar{Z}_{uu}^F, \bar{Z}_F = \bar{Z}_{rr}^G \quad (1)$$

The impedance matrix of the amplifier input matching network for subports p and q , with $\bar{i}_r = -\bar{i}_b$, $\bar{i}_u = -\bar{i}_d$, $\bar{v}_r = \bar{v}_b$, $\bar{v}_u = \bar{v}_d$ and expressing \bar{i}_b , \bar{i}_d in terms of \bar{i}_p , \bar{i}_q in segmentation method is calculated as:

$$[\bar{Z}_t] = \begin{bmatrix} \bar{Z}_{pp}^E & \bar{Z}_{pq}^E & \bar{Z}_{pb}^E & \bar{Z}_{pd}^E \\ \bar{Z}_{qp}^E & \bar{Z}_{qq}^E & \bar{Z}_{qb}^E & \bar{Z}_{qd}^E \\ -(\bar{Z}_{rr}^G + \bar{Z}_{bb}^E) & -\bar{Z}_{bd}^E & -\bar{Z}_{bd}^E & \\ -\bar{Z}_{db}^E & -(\bar{Z}_{uu}^F + \bar{Z}_{dd}^E) & & \end{bmatrix}^{-1}$$

$$\begin{bmatrix} \bar{Z}_{bp}^E & \bar{Z}_{bq}^E \\ \bar{Z}_{dp}^E & \bar{Z}_{dq}^E \end{bmatrix} \quad (2)$$

To calculate the overall impedance matrix (\bar{Z}_i) of the input matching network with one port at the input and one port at the output, it is necessary to first calculate the admittance matrix (\bar{Y}_t) by inverting the input impedance matrix (\bar{Z}_t) as follows:

$$[\bar{Y}_t] = [\bar{Z}_t]^{-1} = \begin{bmatrix} \bar{Y}_{pp}^t & \bar{Y}_{pq}^t \\ \bar{Y}_{qp}^t & \bar{Y}_{qq}^t \end{bmatrix} \quad (3)$$

Where,

$$\bar{Y}_{pq}^t = \begin{bmatrix} y_{14}^t & y_{15}^t & y_{16}^t \\ y_{24}^t & y_{25}^t & y_{26}^t \\ y_{34}^t & y_{35}^t & y_{36}^t \end{bmatrix}, \bar{Y}_{pq}^t = \begin{bmatrix} y_{14}^t & y_{15}^t & y_{16}^t \\ y_{24}^t & y_{25}^t & y_{26}^t \\ y_{34}^t & y_{35}^t & y_{36}^t \end{bmatrix},$$

$$\bar{Y}_{qp}^t = \begin{bmatrix} y_{41}^t & y_{42}^t & y_{43}^t \\ y_{51}^t & y_{52}^t & y_{53}^t \\ y_{61}^t & y_{62}^t & y_{63}^t \end{bmatrix}, \bar{Y}_{qq}^t = \begin{bmatrix} y_{44}^t & y_{45}^t & y_{46}^t \\ y_{54}^t & y_{55}^t & y_{56}^t \\ y_{64}^t & y_{65}^t & y_{66}^t \end{bmatrix}$$

Then, the overall admittance matrix (\bar{Y}_i) of the input matching network, with one port at the input and one port at the output, can be obtained by combining the subports p and q as follows:

$$\bar{Y}_i = \begin{bmatrix} y_{11}^i & y_{12}^i \\ y_{21}^i & y_{22}^i \end{bmatrix} \quad (4)$$

where,

$$y_{11}^i = \begin{matrix} 3 & 3 \\ & y_{ij}^t \end{matrix}, y_{12}^i = \begin{matrix} 3 & 6 \\ & y_{ij}^t \end{matrix},$$

$$y_{21}^i = \begin{matrix} 6 & 3 \\ & y_{ij}^t \end{matrix}, y_{22}^i = \begin{matrix} 6 & 6 \\ & y_{ij}^t \end{matrix}$$

By inverting \bar{Y}_i , the input matching network impedance matrix (\bar{Z}_i) is calculated as follows:

$$\bar{Z}_i = [\bar{Y}_i]^{-1} = \begin{bmatrix} Z_{11}^i & Z_{12}^i \\ Z_{21}^i & Z_{22}^i \end{bmatrix} \quad (5)$$

To improve the impedance matching networks for a wider frequency bandwidth, the ultra-wideband inductors [26] (three rectangular segments of the microstrip line with different characteristic impedances) are used instead of the symmetric stubs in Fig. 2a, as shown in Fig. 2b. Using the impedance matrix of the ultra-wideband inductors instead of the impedance matrix of the stubs F and G in equation (1), the overall impedance matrix of the input matching network is calculated then optimized by an intelligent algorithm.

2.2. Design of Inter-Stage Impedance Matching Networks

Since the input impedance of each stage and the output impedance of the previous stage are capacitive, as shown in Fig. 3a, so the input impedance of each stage can be matched to its previous stage using a piece of microstrip transmission line which acts as an inductor for inter-stage matching networks. To achieve a wider frequency bandwidth, three rectangular microstrip line pieces in non-equal and variable characteristic impedances have been used instead of a

rectangular microstrip line piece in Fig. 3a, as shown in Fig. 3b.

To analyze the impedance matching network in Fig. 3b, it is first necessary to decompose it into three rectangular segments for which the Green's function is available. Each segment has six subports, three subports at the input, and three subports at the output, as in Fig. 4 shows. Then, the impedance matrix of each rectangular segment that has six subports with available Green's function is calculated [26], [30-32]. It should be noted that the impedance matrix of a segment that is wider than its adjacent segments, is necessary to be calculated using the desegmentation method applied to equivalent planar waveguide model [26], [33, 34]. When using this method, in addition to considering the effect of fringing fields, created at the edges due to the discontinuity of the wider segment with its adjacent segments in calculating the impedance matrix of the wider segment, the actual length of the wider segment can also be calculated. Finally, having the impedance matrix of each rectangular segment and applying the segmentation method, the overall impedance matrix of the circuit shown in Fig. 4 whose input and output are at subports p q respectively, is calculated.as follow.




Fig. 3. Inter-stage impedance matching network using (a) microstrip line (b) using three segments with different characteristic impedances instead of one segment for wideband matching.




Fig. 4. Segmentation of configuration into regular segments and subports nomenclature.

The impedance matrices of rectangular segments H, I, and J with three subports at the input and three subports at the output as shown in Fig. 4, are expressed in the following general form:

$$\bar{Z}_H = \begin{bmatrix} \bar{Z}_{pp}^H & \bar{Z}_{pb}^H \\ \bar{Z}_{bp}^H & \bar{Z}_{bb}^H \end{bmatrix}, \quad \bar{Z}_I = \begin{bmatrix} \bar{Z}_{dd}^I & \bar{Z}_{du}^I \\ \bar{Z}_{ud}^I & \bar{Z}_{uu}^I \end{bmatrix},$$

$$\bar{Z}_J = \begin{bmatrix} \bar{Z}_{rr}^J & \bar{Z}_{rq}^J \\ \bar{Z}_{qr}^J & \bar{Z}_{qq}^J \end{bmatrix} \quad (6)$$

The overall impedance matrix of segments H and I (\bar{Z}_{HI}) considering, $\bar{i}_d = -\bar{i}_b$, $\bar{v}_d = \bar{v}_b$, and expressing \bar{i}_b in terms of \bar{i}_p and \bar{i}_u in segmentation method is calculated as:

$$\bar{Z}_{HI} = \begin{bmatrix} \bar{Z}_{pp}^{HI} & \bar{Z}_{pu}^{HI} \\ \bar{Z}_{up}^{HI} & \bar{Z}_{uu}^{HI} \end{bmatrix} \quad (7)$$

Where,

$$\bar{Z}_{pp}^{HI} = \bar{Z}_{pp}^H + \bar{Z}_{pb}^H (\bar{Z}_{bb}^H + \bar{Z}_{dd}^I)^{-1} (-\bar{Z}_{bp}^H),$$

$$\bar{Z}_{pu}^{HI} = \bar{Z}_{pb}^H (\bar{Z}_{bb}^H + \bar{Z}_{dd}^I)^{-1} \bar{Z}_{du}^I,$$

$$\bar{Z}_{up}^{HI} = \bar{Z}_{ud}^I (\bar{Z}_{bb}^H + \bar{Z}_{dd}^I)^{-1} \bar{Z}_{bp}^H,$$

$$\bar{Z}_{uu}^{HI} = \bar{Z}_{uu}^I + (-\bar{Z}_{ud}^I) (\bar{Z}_{bb}^H + \bar{Z}_{dd}^I)^{-1} \bar{Z}_{du}^I$$

Then, having the impedance matrices \bar{Z}_{HI} and \bar{Z}_J , and reusing the segmentation method, the overall impedance matrix of the three segments is calculated with three subports p at the input and three subports q at the output as:

$$\bar{Z}_{HIJ} = \begin{matrix} \bar{Z}_{pp}^{HIJ} & \bar{Z}_{pq}^{HIJ} \\ \bar{Z}_{qp}^{HIJ} & \bar{Z}_{qq}^{HIJ} \end{matrix} \quad (8)$$

where,

$$\begin{aligned} \bar{Z}_{pp}^{HIJ} &= \bar{Z}_{pp}^{HI} + \bar{Z}_{pu}^{HI} (\bar{Z}_{uu}^{HI} + \bar{Z}_{rr}^J)^{-1} (-\bar{Z}_{up}^{HI}), \\ \bar{Z}_{pq}^{HIJ} &= \bar{Z}_{pu}^{HI} (\bar{Z}_{uu}^{HI} + \bar{Z}_{rr}^J)^{-1} \bar{Z}_{rq}^J, \\ \bar{Z}_{qp}^{HIJ} &= \bar{Z}_{qr}^J (\bar{Z}_{uu}^{HI} + \bar{Z}_{rr}^J)^{-1} \bar{Z}_{up}^{HI}, \\ \bar{Z}_{qq}^{HIJ} &= \bar{Z}_{qq}^J + (-\bar{Z}_{qr}^J) (\bar{Z}_{uu}^{HI} + \bar{Z}_{rr}^J)^{-1} \bar{Z}_{rq}^J \end{aligned}$$

By combining subports p at the input and subports q at the output, in the same way as explained in section 2.1., the matching network impedance matrix shown in Fig. 3b is calculated with one port at the input and one port at the output and is shown as follows:

$$\bar{Z}_{m1} = \begin{matrix} Z_{11}^{m1} & Z_{12}^{m1} \\ Z_{21}^{m1} & Z_{22}^{m1} \end{matrix} \quad (9)$$

In the same way, the impedance matching network between the other stages of the amplifier are designed, and their impedance matrices are calculated as follows:

$$\bar{Z}_{m2} = \begin{matrix} Z_{11}^{m2} & Z_{12}^{m2} \\ Z_{21}^{m2} & Z_{22}^{m2} \end{matrix} \quad (10)$$

$$\bar{Z}_{m3} = \begin{matrix} Z_{11}^{m3} & Z_{12}^{m3} \\ Z_{21}^{m3} & Z_{22}^{m3} \end{matrix} \quad (11)$$

2.3. Design of Amplifier Output Impedance Matching Network

Since the output impedance of the amplifier consists of the intrinsic parameters R_{ds} and C_{ds} in parallel, to match it to a 50-ohm load, an impedance matching network similar to that of input, mentioned in Section 2.1 is required.

In the same way that mentioned in sections 2.1, the output impedance matching network is designed, and its impedance matrix is calculated and shown as follows:

$$\bar{Z}_o = \begin{matrix} Z_{11}^o & Z_{12}^o \\ Z_{21}^o & Z_{22}^o \end{matrix} \quad (12)$$

3. FOUR-STAGE AMPLIFIER FREQUENCY RESPONSE

Fig. 5 shows a cascaded four-stage amplifier with Input/output and inter-stage impedance matching networks designed by microstrip lines. In this design of amplifier, a 130 nm CMOS technology has been used. The intrinsic parameters of this transistor for the model shown in Fig. 5 are extracted as $R_{gs} = 3.9\Omega$, $C_{gs} = 94.5\text{fF}$, $R_{ds} = 102\Omega$ and $C_{ds} = 71.7\text{fF}$

The four-stage amplifier transfer function is calculated using the impedance matrix of Input/output impedance matching networks and inter-stage obtained in equations (5), (9), (10), (11), and (12) as follows:

$$\begin{matrix} H_t(j\omega) & v_o / i_i & H_i(j\omega) & H_{m1}(j\omega) \\ H_{m2}(j\omega) & H_{m3}(j\omega) & H_o(j\omega) \end{matrix} \quad (13)$$

Where,

$$\begin{aligned} H_i(j\omega) &= v_{gs1} / i_i = \\ & Z_{21}^i (1 / j\omega C_{gs}) / (Z_{22}^i + R_{gs} + 1 / j\omega C_{gs}) \\ H_{m1}(j\omega) &= v_{gs2} / v_{gs1} = \\ & -g_m (Z_{11}^{m1} + Z_{12}^{m1} A_I^{m1}) A_V^{m1} / (1 + j\omega R_{gs} C_{gs}) \\ H_{m2}(j\omega) &= v_{gs3} / v_{gs2} = \\ & -g_m (Z_{11}^{m2} + Z_{12}^{m2} A_I^{m2}) A_V^{m2} / (1 + j\omega R_{gs} C_{gs}) \\ H_{m3}(j\omega) &= v_{gs4} / v_{gs3} = \\ & -g_m (Z_{11}^{m3} + Z_{12}^{m3} A_I^{m3}) A_V^{m3} / (1 + j\omega R_{gs} C_{gs}) \\ H_o(j\omega) &= v_o / v_{gs4} = \\ & \frac{-g_m (Z_{21}^o + Z_{22}^o A_I^o) / (Z_{11}^o + Z_{12}^o A_I^o)}{1 / R_{ds} + j\omega C_{ds} + 1 / (Z_{11}^o + Z_{12}^o A_I^o)} \end{aligned}$$

in which,

$$\begin{aligned} A_I^{m1} &= \frac{-Z_{21}^{m1}}{(R_{gs} + 1 / j\omega C_{gs}) + Z_{22}^{m1}}, \\ A_V^{m1} &= \frac{Z_{21}^{m1} + Z_{22}^{m1} A_I^{m1}}{Z_{11}^{m1} + Z_{12}^{m1} A_I^{m1}}, \\ A_I^{m2} &= \frac{-Z_{21}^{m2}}{(R_{gs} + 1 / j\omega C_{gs}) + Z_{22}^{m2}}, \\ A_I^{m3} &= \frac{-Z_{21}^{m3}}{(R_{gs} + 1 / j\omega C_{gs}) + Z_{22}^{m3}}, \end{aligned}$$

$$A_V^{m3} = \frac{Z_{21}^{m3} + Z_{22}^{m3} A_I^{m3}}{Z_{11}^{m3} + Z_{12}^{m3} A_I^{m3}} \text{ and}$$

$$A_I^o = \frac{-Z_{21}^o}{50 + Z_{22}^o}$$

Using the impedance matrices of the input and output matching networks, the input impedance and output of the amplifier are calculated as follows:

$$Z_{in} = Z_{11}^i - \frac{Z_{12}^i Z_{21}^i}{(Z_{22}^i + R_{gs} + 1 / C_{gs})} \quad (14)$$

$$Z_{out} = \frac{Z_{22}^o Z_{21}^o}{Z_{12}^o / [Z_{11}^o + 1 / (1 / R_{ds} + j\omega C_{gs})]} \quad (15)$$

Using equations (13), (14), and (15), the amplifier scattering parameters (S) are calculated as follows [35]:

$$S_{11} = (Z_{in} - 50) / (Z_{in} + 50) \quad (16)$$

$$S_{21} = \frac{100H_t(j\omega)}{[(Z_{in} + 50)(Z_{out} + 50)]} \quad (17)$$

$$S_{22} = (Z_{out} - 50) / (Z_{out} + 50) \quad (18)$$

By optimizing the length and characteristic impedance of each rectangular segment of the matching networks shown in Fig. 5 using an algorithm in MATLAB, an amplifier was designed with $S_{11min} = -25.3 \text{ dB}$, $S_{22min} = -20.6 \text{ dB}$, and $S_{21max} = 30.5 \text{ dB}$ in the frequency range of 57 to 64 GHz, as shown in Figs 6.

Table 1 compares parameters such as frequency bandwidth (BW), maximum gain (S_{21max}) and minimum reflectance coefficient at the input (S_{11min}) and output (S_{22min}) of the four-stage source-common amplifier designed in this paper with other references.

4. COMPARISON

Due to the lack of manufacturing facilities in our laboratory to fabricate the designed amplifier at the millimeter-wave frequencies, we could not validate our results with those of measurement. However, to validate our proposed method, the scattering parameters for the designed four-stage amplifier obtained from PCA, have been compared with those obtained from the full-wave analysis (ADS), see Fig. 6.




Fig. 5. Four-stage amplifier with impedance matching networks using microstrip lines at input, inter-stages, and output.




Fig. 6. Scattering parameters of four-stage amplifier shown in Fig. 5. (a) |S21| (b) |S11| (c) |S22|.

Table 1. Comparison of the performance of the designed amplifier with other references.

Technology Topology	BW (GHz)	$Gain$ (dB)	S_{11min} (dB)	S_{22min} (dB)	Reference
130nm CMOS 4 – Stage CS	7 59 – 66	14.7	- 15 at $f = 65.7GHz$	- 15 at $f = 65.7GHz$	[22]
65nm CMOS 3 – Stage Cascode	14.1 $\approx 53.9 - 68$	20.6	- 25 at $f \approx 52GHz$	- 12 at $f \approx 54GHz$	[8]
130nm CMOS 3 – Stage Cascode	4.5 51.3 – 55.8	20	- 18 at $f \approx 64GHz$	≈ -27.5 at $f \approx 54GHz$	[11]
65nm CMOS 3 – Stage CS	≈ 8.5 $\approx 51.5 - 60$	18.3	$\approx - 16$ at $f \approx 56GHz$	≈ -10 at $f \approx 54GHz$	[17]
90 nm CMOS 2 – Stage CS	12 45 – 57	7.2	$\approx - 17.5$ at $f \approx 52GHz$	≈ -27.5 at $f \approx 60GHz$	[12]
130nm SiGe BiCMOS 2 – Stage Cascode	> 6 62 – 68	15.2	- 15 at $f = 66.2GHz$	–	[7]
130 nm CMOS 4 – Stage CS	7 57 – 64	30.5 $f_o = 60.3GHz$	- 25.3 at $f = 58.3GHz$	- 20.6 at $f = 62.2GHz$	This work

5. CONCLUSION

In this paper, a cascaded common source four-stage millimeter wave amplifier was designed in a 130 nm CMOS technology. The designed amplifier has high gain and excellent IOIMNs and inter-stages. First, the Pi-shaped wideband IOIMNs and inter-stages were designed with microstrip line segments. Then, single stubs were converted to symmetrical double stubs in the IOIMNs, and an ultra-wideband inductor replaced each stub. Ultra-wideband inductors were also used in series in the inter-stage IMNs to achieve a higher gain in the wider frequency bandwidth. Finally, the impedance matrices of these matching networks were calculated using PCA, which is based on a planar waveguide model and SDSM. To minimize the dispersion effects, a substrate with low thickness and small permittivity was selected. By optimizing variables such as the length and characteristic impedance of each microstrip rectangular segment of the IMNs using an algorithm in MATLAB, an amplifier, was designed with $S_{11\min} = -25.3 \text{ dB}$, $S_{22\min} = -20.6 \text{ dB}$, and $S_{21\max} = 30.5 \text{ dB}$ in the frequency range of 57 to 64 GHz.

REFERENCES

- [1] B. Razavi, "A 60-GHz CMOS receiver front-end," *IEEE Journal of Solid-State Circuits*, Vol. 41, pp. 17-22, 2005
- [2] Y. Feng, E. Skafidas, and R. Evans, "A 60-GHz low noise amplifier in 0.13- μm CMOS," in *Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and Systems*, World Scientific and Engineering Academy and Society (WSEAS), 2007
- [3] S. Pellerano, Y. Palaskas, and K. Soumyanath, "A 64GHz 6.5 dB NF 15.5 dB gain LNA in 90nm CMOS," in *ESSCIRC 2007-33rd European Solid-State Circuits Conference*, IEEE, 2007
- [4] Y. S. Lin, C. C. Wang, G. L. Lee, and C. C. Chen, "A high-performance low-noise amplifier for 71–76, 76–77, and 77–81 GHz communication systems in 90-nm CMOS," *Microwave and Optical Technology Letters*, Vol. 56, pp. 1673-1680, 2014
- [5] D. Li, L. Zhang, and Y. Wang, "Design of 60-GHz amplifiers based on over neutralization and optimized inter-stage matching networks in 65-nm CMOS," in *2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)*, IEEE, 2015
- [6] C.-L. Ko, C.-H. Li, M.-C. Kuo, and D.-C. Chang, "Constant loss contours of matching networks for millimeter-wave LNA design," *IEEE Microwave and Wireless Components Letters*, Vol. 26, pp. 939-941, 2016
- [7] F. Sagouo Minko and T. Stander, "A comparison of three dimensional electromagnetic and RC parasitic extraction analysis of mmwave onchip passives in SiGe BiCMOS low noise amplifiers," *International Journal of RF and Microwave Computer-Aided Engineering*, Vol. 30, pp. e22019, 2020
- [8] H.-H. Hsieh, P.-Y. Wu, C.-P. Jou, F.-L. Hsueh, and G.-W. Huang, "60GHz high-gain low-noise amplifiers with a common-gate inductive feedback in 65nm CMOS," in *2011 IEEE Radio Frequency Integrated Circuits Symposium*, IEEE, 2011
- [9] R. Sananes and E. Socher, "52–75 GHz wideband low-noise amplifier in 90 nm CMOS technology," *Electronics letters*, Vol. 48, pp. 71-72, 2012
- [10] S. Ebrahimi and A. MoradiKordalivand, "A 3.1-10.6 GHz HEMT Distributed Amplifier for Ultra-Wideband Application," *Majlesi Journal of Electrical Engineering*, Vol. 6, 2012
- [11] E. Cohen, S. Ravid, and D. Ritter, "An ultra low power LNA with 15dB gain and 4.4 db NF in 90nm CMOS process for 60 GHz phase array radio," in *2008 IEEE Radio Frequency Integrated Circuits Symposium*, IEEE, 2008
- [12] C.-C. Huang, H.-C. Kuo, T.-H. Huang, and H.-R. Chuang, "Low-power, high-gain V-band CMOS low noise amplifier for microwave radiometer applications," *IEEE microwave and wireless components letters*, Vol. 21, pp. 104-106, 2011
- [13] G. Su, L. Sun, J. Wen, J. Liu, H. Gao, and L. Zhang, "A 45-to 57-GHz low-power amplifier in 90 nm bulk CMOS," *Microwave and Optical Technology Letters*, Vol. 59, pp. 2874-2879, 2017
- [14] W. L. Chan, J. R. Long, M. Spirito, and J. J. Pekarik, "A 60GHz-band 1V 11.5 dBm power amplifier with 11% PAE in 65nm CMOS," in *2009 IEEE International Solid-State Circuits Conference-Digest of Technical Papers*, IEEE, 2009
- [15] J. W. Lee and S. G. Lee, "Millimeter wave CMOS power amplifier based on tapered device sizing for high efficiency using standard digital CMOS," *Microwave and Optical Technology Letters*, Vol. 52, pp. 514-518, 2010
- [16] T. Quemerais, L. Moquillon, S. Pruvost, J.-M. Fournier, P. Benech, and N. Corrao, "A CMOS class-A 65nm power amplifier for 60 GHz applications," in *2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)*, IEEE, 2010
- [17] L. Yan and T. K. Johansen, "Design of InP DHBT power amplifiers at millimeter-wave frequencies using interstage matched cascode technique," *Microelectronics Journal*, Vol. 44, pp. 1231-1237, 2013
- [18] X. L. Tang, E. Pistono, P. Ferrari, and J. M. Fournier, "A millimeter wave CMOS power amplifier design using highQ slowwave transmission lines," *International Journal of RF and Microwave ComputerAided Engineering*, Vol. 26, pp. 99-109, 2016
- [19] W. Tai and D. S. Ricketts, "A compact, 36 to 72 GHz 15.8 dBm power amplifier with 66.7% fractional bandwidth in 45 nm SOI CMOS," *Microwave and Optical Technology Letters*, Vol. 56, pp. 166-169, 2014
- [20] Y. Jin, M. A. Sanduleanu, and J. R. Long, "A wideband millimeter-wave power amplifier with

- 20 dB linear power gain and+ 8 dBm maximum saturated output power,"** *IEEE Journal of Solid-State Circuits*, Vol. **43**, pp. 1553-1562, 2008
- [21] J.-A. Han, Z.-H. Kong, K. Ma, K. S. Yeo, and W. M. Lim, "**Wideband millimetre-wave CMOS power amplifier using transistor-based inductive source degeneration and specially shielded transformer,"** *IET Microwaves, Antennas & Propagation*, Vol. **11**, pp. 410-416, 2016
- [22] C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "**Millimeter-wave CMOS design,"** *IEEE Journal of solid-state circuits*, Vol. **40**, pp. 144-155, 2005
- [23] M. Fahimnia, M. Mohammad-Taheri, Y. Wang, M. Yu, and S. Safavi-Naeini, "**A 59–66 GHz highly stable millimeter wave amplifier in 130 nm CMOS technology,"** *IEEE Microwave and wireless components letters*, Vol. **21**, pp. 320-322, 2011
- [24] H. Jia, B. Chi, L. Kuang, and Z. Wang, "**Simple and robust self-healing technique for millimetre-wave amplifiers,"** *IET Circuits, Devices & Systems*, Vol. **10**, pp. 37-43, 2016
- [25] M. S. Hossain, M. Fujishima, T. Yoshida, S. Amakawa, and M. M. Rashid, "**Design of CMOS On-Chip Transformer Coupled Matching Network for Millimeter-Wave Amplifiers with Optimal Chip Area,"** in *2019 1st International Conference on Advances in Science, Engineering and Robotics Technology (ICASERT)*, IEEE, 2019
- [26] A. Ashrafian, M. Mohammad Taheri, M. Naser Moghaddasi, M. Khatir, and B. Ghalamkari, "**Planar circuit analysis of ultra wideband millimeter wave inductor using transmission line sections,"** *International Journal of Circuit Theory and Applications*, Vol., 2021
- [27] M. Mohammad-Taheri, M. Fahimnia, Y. Wang, M. Yu, and S. Safavi-Naeini, "**Wave analysis for inductively matched millimeter wave amplifier design,"** *Progress In Electromagnetics Research*, Vol. **13**, pp. 41-50, 2010
- [28] T. Itoh, "**Numerical techniques for microwave and millimeter-wave passive structures,"** 1989
- [29] G. Kompas and R. Mehran, "**Planar waveguide model for calculating microstrip components,"** *Electronics Letters*, Vol. **11**, pp. 459-460, 1975
- [30] T. Okoshi and T. Takeuchi, "**Analysis of planar circuits by segmentation method,"** *Electronics Communications of Japan*, Vol. **58**, pp. 71-79, 1975
- [31] T. Okoshi, Y. Uehara, and T. Takeuchi, "**The Segmentation Method-An Approach to the Analysis of Microwave Planar Circuits (Short Papers),"** *IEEE Transactions on Microwave Theory and Techniques*, Vol. **24**, pp. 662-668, 1976
- [32] R. Chadha and K. Gupta, "**Segmentation method using impedance matrices for analysis of planar microwave circuits,"** *IEEE Transactions on Microwave Theory and Techniques*, Vol. **29**, pp. 71-74, 1981
- [33] P. Sharma and K. Gupta, "**Desegmentation method for analysis of two-dimensional microwave circuits,"** *IEEE Transactions on Microwave Theory and Techniques*, Vol. **29**, pp. 1094-1098, 1981
- [34] P. Sharma and K. Gupta, "**An alternative procedure for implementing the desegmentation method,"** *IEEE transactions on microwave theory and techniques*, Vol. **32**, pp. 1-4, 1984
- [35] D. M. Pozar, "**Microwave engineering,"** 2011