Document Type : Reseach Article
Authors
1 Department of Computer Engineering, Najafabad Branch, Islamic Azad University, Najafabad, Iran
2 Electrical Engineering Department, Isfahan (Khorasgan) Branch, Islamic Azad University, Isfahan
Abstract
The relationship between the amount of energy consumption and the circuit speed to change the design efficiency is an important challenge in designing digital circuits. Adders are essential components of computing circuits that play an important role in computing speed. This article proposed a new design for a single-bit current mode full adder using the field effect transistors based on carbon nanotubes to enhance the speed and reduce the occupied space on the chip. The correct combination of the majority function, the current mirror technique, and the sum value on carry reduced the delay of all adder circuits. The simulations have been done by HSPICE software and based on the provided standard model of 32 nm with CNTFET technology. The proposed design has improved by 55% in terms of delay. The PDP level in the proposed design has decreased by 63% compared to the previous designs.
Keywords
- Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, "Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit," IEEE Transactions on very large scale integration (VLSI) systems, vol. 23, no. 10, pp. 2001-2008, 2014.
- H. S. Javadi, M. H. Yalame, and H. R. Mahdiani, "Small constant mean-error imprecise adder/multiplier for efficient VLSI implementation of MAC-based applications," IEEE Transactions on Computers, vol. 69, no. 9, pp. 1376-1387, 2020.
- H. Weste and D. Harris, CMOS VLSI design: a circuits and systems perspective. Pearson Education India, 2015.
- T. Tari, A. D. Zarandi, and M. R. Reshadinezhad, "Design of a high performance CNTFET-based full adder cell applicable in: Carry ripple, carry select and carry skip adders," Microelectronic Engineering, vol. 215, p. 110980, 2019.
- T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, no. 1, pp. 25-30, 2002.
- Nejadzadeh and M. R. Reshadinezhad, "Design of an efficient current mode full-adder applying carbon nanotube technology," International Journal of Modern Education and Computer Science, vol. 10, p. 43, 2018.
- R. Reshadinezhad, M. H. Moaiyeri, and K. Navi, "An energy-efficient full adder cell using CNFET technology," IEICE transactions on electronics, vol. 95, no. 4, pp. 744-751, 2012.
- -H. Kong, K.-S. Yeo, and C.-H. Chang, "Design of an area-efficient CMOS multiple-valued current comparator circuit," IEE Proceedings-Circuits, Devices and Systems, vol. 152, no. 2, pp. 151-158, 2005.
- Uoosefian, K. Navi, R. F. Mirzaee, and M. Hosseinzadeh, "Two novel current-mode CNFET-based full adders using ULPD as voltage regulator," Journal of Circuits, Systems and Computers, vol. 30, no. 06, p. 2150101, 2021.
- Moradi, R. F. Mirzaee, and K. Navi, "New current-mode multipliers by CNTFET-based n-valued binary converters," IEICE Transactions on Electronics, vol. 99, no. 1, pp. 100-107, 2016.
- Lozada and G. Espinosa, "An improved high speed, and low voltage CMOS current mode logic latch," Analog Integrated Circuits and Signal Processing, vol. 90, pp. 247-252, 2017.
- -D. Tang, Y.-S. Lin, W.-H. Huang, C.-L. Lu, and Y.-H. Wang, "A current-mode-logic-based frequency divider with ultra-wideband and octet phases," Progress In Electromagnetics Research M, vol. 68, pp. 89-98, 2018.
- -K. Chiou and W.-M. Sung, "A 5 to 10.5 GHz low-power wideband I/Q transmitter with integrated current-mode logic frequency divider," in 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2019, pp. 1-4: IEEE.
- Charmchi and M. Reshadinezhad, "Energy efficient design of four-operand multiplier architecture using cntfet technology," 2018.
- M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits Pearson, 2003.
- Matsumoto, M. Ishii, K. Segawa, Y. Oka, B. Vartanian, and J. Harris, "Room temperature operation of a single electron transistor made by the scanning tunneling microscope nanooxidation process for the TiO x/Ti system," Applied Physics Letters, vol. 68, no. 1, pp. 34-36, 1996.
- Jana, N. B. Singh, J. K. Sing, and S. K. Sarkar, "Design and simulation of hybrid CMOS–SET circuits," Microelectronics Reliability, vol. 53, no. 4, pp. 592-599, 2013.
- Martel, T. Schmidt, H. Shea, and T. Hertel, "Avouris Ph 1998 Appl," Phys. Lett, vol. 73, p. 2447.
- Porod et al., "Quantum-dot cellular automata: computing with coupled quantum dots," International Journal of Electronics, vol. 86, no. 5, pp. 549-590, 1999.
- Cho, Y. Kim, F. Lombardi, and M. Choi, "erformance evaluation of CNFET-based logic gates In strum," in Proceeding soft he IEEE Instrumentation and Measurement Technology Conference, 2009, pp. 909-12.
- Lin, Y.-B. Kim, and F. Lombardi, "CNTFET-based design of ternary logic gates and arithmetic circuits," IEEE transactions on nanotechnology, vol. 10, no. 2, pp. 217-225, 2009.
- Dresselhaus, M. S. Dresselhaus, and R. Saito, Physical properties of carbon nanotubes. World scientific, 1998.
- Avouris, Z. Chen, and V. Perebeinos, "Carbon-based electronics," Nature nanotechnology, vol. 2, no. 10, pp. 605-615, 2007.
- Rafii-Tabar, "Computational modelling of thermo-mechanical and transport properties of carbon nanotubes," Physics Reports, vol. 390, no. 4-5, pp. 235-452, 2004.
- Appenzeller, "Carbon nanotubes for high-performance electronics—Progress and prospect," Proceedings of the IEEE, vol. 96, no. 2, pp. 201-211, 2008.
- L. Pulfrey and L. Chen, "Examination of the high-frequency capability of carbon nanotube FETs," Solid-state electronics, vol. 52, no. 9, pp. 1324-1328, 2008.
- B. Kim, Y.-B. Kim, and F. Lombardi, "A novel design methodology to optimize the speed and power of the CNTFET circuits," in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, 2009, pp. 1130-1133: IEEE.
- Navi, S. Daraeizadeh, B. M. Nejad, and M. Haghparast, "A novel current mode full adder based on majority function," World Applied Sciences, Journal, vol. 4, no. 5, pp. 676-680, 2008.
- Navi, V. Foroutan, B. Mazloomnejad, S. Bahrololoumi, O. Hashempour, and M. Haghparast, "A six transistors full adder," World Applied Sciences Journal, vol. 4, no. 1, pp. 142-149, 2008.
)