Design of Binary-to-Quaternary Converters based on CNTFET Transistors

Maryam Ghelichkhani [1], Seied Ali Hosseini [2], Seyyed Hossein Pishgar Komleh[3], Alireza Siadatan[4]

1- Department of Electrical Engineering, College of Technical & Engineering, West Tehran Branch, Islamic Azad University, Tehran, Iran.
Email: Mgh3gh@gmail.com

2- Department of Electronic, College of Electrical Engineering, Yadegar-e-Imam Khomeini(RAH) Shahre Rey ranch, Islamic Azad University, Tehran, Iran
Email: sal_hosseiny@yahoo.com (Corresponding author)

3- Department of Electrical Engineering, College of Technical & Engineering, West Tehran Branch, Islamic Azad University, Tehran, Iran.
Email: H_pishgar@wtiau.ac.ir

4- Department of Electrical Engineering, College of Technical & Engineering, West Tehran Branch, Islamic Azad University, Tehran, Iran.
Email: a.siadatan@utoronto.ca

ABSTRACT:
In order to connect two binary and quaternary systems, it is necessary to use binary-to-quaternary (B2Q) and quaternary-to-binary (Q2B) converters. These converters convert numbers from logic 2 to 4 and vice versa. In this paper, we designed a new binary-to-quaternary converter circuit using CNT transistors. In this circuit, the Power Delay Product (PDP) has been reduced to14.59% and 15.39% compared to best previous works (Ref [22] and Ref [23]). Also, this circuit has better driving ability and temperature stability than best previous works. The simulation results using Stanford's 32 nm CNTFET model in HSPICE software are at a voltage of 0.9 V.

KEYWORDS: CNTFET, Multi-Level Circuit, B2Q Converter, Mixed Radix System.

1. INTRODUCTION

The capabilities of integrated circuits and the rapid growth of technology have extended their application in modern life. Reducing dimensions and high speed in all equipment, including the design of microprocessor systems, is very essential. Therefore, researchers in this field are trying to provide new designs to increase the efficiency of such circuits [1].

Recently, nano-scale CMOS transistors have faced some design and manufacturing challenges, such as increased leakage current, reduced gate control, and large parametric variations [2]. To overcome the problems of CMOS transistors in the nanometer range, CNTFETs can be another option to reduce the size of transistors as well as develop new structures [3].

CNTFET is the best alternative to MOSFET-based circuits because it is most similar to MOSFET [3]. In the design of integrated logic circuits, multi-level circuits based on CNTFET are very popular due to their multiple threshold voltages. By tuning the required diameter of the CNTFET nanotubes, multiple threshold voltages can be provided.

Multi-level circuits based on CNTFET are quaternary and ternary circuits.

Any multi-level (quaternary) system can transfer more information than the binary system, which reduces the number of connections inside the chip.

In quaternary circuits, the speed of information transmission increases dramatically. Therefore, in these circuits, power loss, especially static power consumption, as well as leakage, is significantly reduced [4-5].

A combination of binary and multi-level logic (MRS) is better than using only multi-level or binary logic [21]. Due to the simpler processing on binary basis, first, the numbers are taken from multi-level logic to binary logic using multi-level-to-binary converters, processed in binary logic, and then returned to multi-level logic by binary-to-multi-level converters. Therefore, the design of binary-to-multi-level converters is very important in these circuits.

In recent years, much research has been done on the multi-level logic circuits based on CNTFET: such as design of ternary logic circuits [6], multi-digit ternary to binary converter [7], quaternary full adder [8-10], ternary multiplexer [11], successors and predecessors [12], ternary adders [13-14] and ternary counter and flip-flop [15] and multi-valued logic comparator [16].

In this article, at first, a single-digit binary-to-quaternary converter based on CNTFET transistors is designed. Then the special design method and operation of this converter are described. Finally, the binary-to-quaternary converter is designed to be multi-digit. Also, this converter has been compared with the best previous works in this field [22] and [23]. In this structure, a diode connection is used. Normally, the desired voltages are produced at the output by resistive division. If the output resistance increases, the current decreases, so the power consumption decreases, and the delay increases. But by reducing the output resistance, the current and power consumption increases and the delay decreases. By using a diode connection in these circuits, a constant voltage drop can be created at the output, thus reducing the power delay product (PDP).

2. TERMINOLOGY

Carbon nanotubes are considered as sheets of graphite rolled in the form of cylinders with different diameters of several nanometers and lengths up to several micrometers [5]. CNTs are made in both single-walled (SWCNT) and multi-walled (MWCNT) forms [17-18]. The rolling direction is called the chirality vector. This vector defined by a pair (n, m) is called a chiral number. In the following equation, the diameter relationship based on the chirality coefficient for single-walled carbon nanotubes is given [19]:

$$D_{CNT} = \frac{a_0 \sqrt{3}}{\pi} \sqrt{n^2 + m^2 + nm} \qquad (1)$$

Where, $a_0 = 0.142 \, nm$ represents the atomic distance between each carbon and its adjacent atoms. The relations between chirality and CNT diameter are shown in Table 1.

Table 1. The relations between chirality and CNT diameter.

(n, m)	Diameter CNTs
(10, 0)	0.783nm
(19, 0)	1.487nm
(29, 0)	2.27nm

The minimum voltage required to turn on a transistor is called the threshold voltage. The voltage of the carbon nanotube transistor can be calculated by the following formula. [19]:

$$V_{th} \cong \frac{E_{bg}}{2e} = \frac{\sqrt{3} a V_\pi}{3 e D_{CNT}} \cong \frac{0.436}{D_{CNT}(nm)} \qquad (2)$$

Here, a=2.49 Å, is the distance between the carbon atoms, $V\pi$ = 3.033 eV is the carbon π-π bond energy of the tightly coupled model, e is the unit electron charge, and DCNT is the diameter of the CNT [19].

Carbon nanotubes are generally P-type parts. These parts are similar to Schottky barrier transistors in performance. If a negative voltage is applied to the gate, holes are electrostatically generated in the channel and the CNT becomes conductive. The electrical conductivity of the nanotube increases as the negative gate voltage increases, which is due to the increase in the number of holes injected into the CNT. Of course, this conductivity is limited to a certain level due to dams, this is what the holes encounter on their way. If the polarity is positive, it will empty the holes and reduce the conductivity [24].

To create a carbon nanotube field-effect transistor that acts as a MOSFET, the source and drain regions at both ends of the carbon nanotube must be heavily doped. This method of manufacturing MOSFET transistors results in a high accumulation of charge carriers in the source/drain region. The operation of the transistor due to the presence of an electric field around the gate causes the formation of a Schottky barrier at the points where the source and drain

terminals are connected to the nanotube [24].

An example of a single-wall CNFET transistor with four identical nanotubes is shown in Fig. 1.


Fig. 1. Figure of CNTFET transistor [24].

A quaternary circuit is a type of multi-level circuit that contains four logic levels '0', '1', '2' and '3'. Table 2 shows the equivalent voltages of the four logical levels of quaternary circuits.

Table 2. Quaternary logic of its equivalent voltages.

Logic	Voltage
"0"	GND
"1"	VDD/3
"2"	2VDD/3
"3"	VDD

The basis of the quaternary logical operations can be defined as follows [20]:

$$x_i \text{ و } x_j \in \{1,2,3,4\} \tag{3}$$

$$x_i + x_j = max\{x_i, x_j\} \tag{4}$$

$$x_i, x_j = min\{x_i, x_j\} \tag{5}$$

$$\overline{x_i} = 3 - x_i \tag{6}$$

Operators "+", "." And "-" refer to OR, AND, and NOT in quaternary logic and logic gates have been accordingly designed. Quaternary NAND and NOR gates are two operators with multiple inputs used in quaternary circuits and are defined by the following two equations [7]:

$$QNAND = \overline{Min(A \text{ and } B)} \tag{7}$$
$$QNOR = \overline{Max(A \text{ and } B)} \tag{8}$$

3. THE PROPOSED CIRCUIT DESIGNS

MRS is combined with multi-valued and binary logic simultaneously. This structure is better than using only multi-value logic or using only binary logic [21]. Due to the simpler processing on binary basis, first, the numbers are taken from radix-R to radix-2 using R-to-2 converters, processed in radix-2, and then returned to radix-R by 2-to-R converters (Figure 2).

In this section, first, a new single-digit B2Q converter is introduced. This circuit is shown in Fig. 3.

Fig. 2. Higher-radix data bus operating in bus structure systems with 2-R and R-2 converters [21].

3.1. Single-Digit B2Q Converter

A single-digit B2Q converter circuit converts two binary bits into one quaternary bit. Table 3 shows the operation of this circuit.

Table 3. B2Q truth value table

B1	B0	Q	Q(v)
'0'	'0'	'0'	0
'0'	'1'	'1'	VDD/3
'1'	'0'	'2'	2VDD/3
'1'	'1'	'3'	VDD

In this circuit, a diode connection is used. In normal mode, the desired voltages are produced at the output by resistive division. If the output resistance increases, the current decreases, so the power consumption decreases and the delay also increases. But by reducing the output resistance, the current and power consumption increases and the delay decreases. By using a diode connection in these circuits, a constant voltage drop can be created in the output, so the power delay product (PDP) is reduced.

In Table 4, we have described the working method of the proposed single-bit B2Q converter circuit.

When the input voltage is equal to GND; T2, T3, T10, T13, T14, and T15 are ON, and T1, T4, T5, T6, T7, T8, T9, T11, and T12 are OFF; so, the output node "Q" is connected to ground through T14 and T15 and becomes equal to GND or (logic '0').

When B0= '1' and B1= '0'; T1, T2, T6, T11, T12, T13, and T14 are ON, and T3, T4, T5, T7, T8, T9, T10 and T15 are OFF; Therefore, the output node "Q" becomes equal to VDD/3 or (logic '1') via a voltage division between T11, T12 and T13 on VDD.

When B0= '0' and B1= '1'; T1, T2, T6, T11, T12, T13, and T14 are OFF, and T3, T4, T5, T7, T8, T9, T10 and T15 are ON; Therefore, the output node "Q" becomes equal to 2VDD/3 or (logic '2') via a voltage division between T7, T8, T9 and T10 on VDD.

When the input voltage is raised to VDD; T1, T4, T5, T6, and T9 are ON, and T2, T3, T7, T8, T10, T11, T12, T13, T14, and T15 are OFF; the output node 'Q' is connected to VDD (logic '3').

3.2. Multi-Digit B2Q Converter

With the following simple algorithm, numbers can be converted from binary to quaternary logic and vice versa: If the binary number (X) has digits $(b_3b_2b_1b_0)$ and (q_1q_0) are the digits of the same number in quaternary logic, to convert the number from binary to quaternary logic, its digits must be separated into two digits from the right side and put the quaternary equivalent of each of the two binary numbers:

$$(X)_2 = [(b_3b_2)(b_1b_0)]_2$$

$$\updownarrow \qquad \updownarrow$$

$$(X)_4 = (\quad q_1 \qquad q_0 \quad)_4$$

To realize a multi-digit B2Q converter, single-digit B2Q converters can be used in parallel (figure 4).

Table 4. B2Q circuit performance.

| case	Inputs		Transistors															Q
	B0	B1	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	13	T14	T15	
1	'0'	'0'	OFF	ON	ON	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF	ON	ON	ON	'0'
2	'1'	'0'	ON	ON	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF	ON	ON	ON	ON	OFF	'1'
3	'0'	'1'	OFF	OFF	ON	ON	ON	OFF	ON	ON	ON	ON	OFF	OFF	OFF	OFF	ON	'2'
4	'1'	'1'	ON	OFF	OFF	ON	ON	ON	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	'3'

Fig. 3. The proposed B2Q converter circuit.

These converters can be designed for the desired higher number of bits.


Fig. 4. The 2-bit B2Q converter circuit.

Fig. 5. The single-bit B2Q converter circuit [22].

Fig. 6. The single-bit B2Q converter circuit [23].

4. SIMULATION RESULTS

The presented design is simulated by HSPICE software using the Stanford 32 nm CNTFET [25] and compared to other work already done in the field (Fig.5 and Fig. 6). The input waveform of the proposed single-bit B2Q converter, which is a two-level waveform, and its output waveform, which is a four-level waveform, are shown in Fig. 7. The waveforms represent the proper functioning of these circuits.

Fig. 7. The proposed B2Q converter circuit.

The results of the simulation of the proposed single-bit B2Q converter and previous works (Fig. 5 and Fig. 6) are compared in Table 5. As can be seen, the proposed single-bit B2Q converter has less delay and PDP in comparison to Ref [22] and Ref [23].

In the two-bit circuit, the effect of reducing delay and PDP is more obvious.

Table 5. PDP values of various studied B2Q converter circuits.

Design	The number of bits	Power (×10 $^{-7}$W)	Delay (×10 $^{-12}$s)	(PDP) (×10 $^{-19}$J)
Proposed	Single-bit	7.83	2.4	18.792
Ref [22]		8.68	2.56	22
Ref[23]		4.83	4.6	22.21
Proposed	Two-bit	15.5	4.9	75.95
Ref [22]		16.5	5.11	84.315
Ref[23]		9.74	9.32	90.77

Driving ability is one of the most important parameters in digital circuits. The proposed circuit is tested under 0.5fF, 1fF, and 1.5fF loads. The results in Fig. 8 show that the proposed single-bit B2Q converter has better driving ability than Ref [22] and Ref [23].


Fig. 8. Performance of the proposed single-bit B2Q converter against load capacitor variations.

Another important feature that should be considered in the design of circuits is their insensitivity to changes in ambient temperature. The temperature stability of the proposed single-bit B2Q is investigated in the range of 10°C to 100°C. Fig. 9 shows that the proposed single-bit B2Q circuit has better stability to temperature changes compared to Ref [22] and Ref [23].


Fig. 9. Evaluation of PDP as a function of temperature in the studied single-bit B2Q converter circuits.

5. CONCLUSION

In nanotechnology, CNTFET is a suitable alternative to MOSFET [26]. Multi-level logic can reduce metal connections, chip area, and power dissipation on connections [27-29]. The structure of the MRS is a combination of multi-level and binary logic. This structure is much more suitable than a system based solely on multi-level or binary logic [23]. Multi-digit converters are needed in this structure. In this article, first, a single-bit B2Q converter circuit has been designed. Then a multi-bit B2Q converter circuit was presented. The proposed B2Q converter has less delay and PDP in comparison to Ref [22] and Ref [23]. Also, this proposed circuit has better driving ability and temperature stability than Ref [22] and Ref [23]. It turns out that multi-bit converters can be used to reduce bus interconnects and nanotechnology parallel data transfers.

Conflicts of interest. The authors declare no conflict of interest.

Ethics. The authors declare that the present research work has fulfilled all relevant ethical guidelines required by COPE.

REFERENCES

[1] P.C. Balla, A. Antoniou, "**Low power dissipation MOS ternary logic family**," IEEE J. Solid-State Circuits, 19, (5), pp. 739–749,1984.

[2] Mo. Yoosefi Nejad, M. Mosleh "**A Review on QCA Multiplexer Designs**," Majlesi Journal of Electrical Engineering, .Vol 11, (5), no.2, 2017.

[3] M. Mishra, S.H. Akashe, "**High performance, low power 200 Gb/s 4:1 MUX with TGLin 45 nmtechnology**," Appl. Nanosci, 2014.

[4] P. Avouris, J. Appenzeller, R. Martel, S.J. Wind, "**Carbon nanotube electronics**," IEEE Proc, 91, pp.1772–1784, 2003.

[5] S. Lin, Y. Kim, F. Lombardi, "**CNTFET-based design of ternary logic gates and arithmetic circuits**," IEEE Trans. Nanotechnol, Vol. 10, No. 2, pp. 217–225, 2011.

[6] S. V. RatanKumar, L. Koteswara Rao and M. Kiran Kumar, "**Design of Ternary Logic Circuits using Pseudo N-type CNTFETs**," ECS Journal of Solid State Science and Technology, 2022.

[7] M. Shahangian, S.A. Hosseini, R. Faghih Mirzaee "**A Universal Method for Designing Multi-Digit Ternary to Binary Converter Using CNTFET**," Journal of Circuits, Systems, and Computers. 2020.

[8] Bolourforoush, M. Mohammadi Ghanatghestani, "**A New Quaternary Full Adder Cell based on CNFET for Use in Fast Arithmetic Circuits**," ECS J. Solid State Sci. Technol., 11, 9, 2022.

[9] Daraei, S.A. Hosseini, "**Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics**," AEU Int. J. Electron. Commun, 105, 145–162, 2019.

[10] E. Roosta, S.A. Hosseini, "**A novel multiplexer-based quaternary full adder in nanoelectronics**," Circuits Syst. Signal Process, 38, pp. 4056–4078, 2019.

[11] E. Shahrom, S.A. Hosseini, "**A new low power multiplexer based ternary multiplier using CNTFETs**," AEU Int. J. Electron. Commun, 93, pp. 191–207, 2018.

[12] SH. Gadgil, CH. Vudadha, "**Design of CNFET-based Low-Power Ternary Sequential Logic circuits**," IEEE 21st International Conference on Nanotechnology (NANO), 2022.

[13] S. Nemati, M. Haghi Kashani, R. Faghih Mirzaee, "**Comprehensive survey of ternary full adders: Statistics, corrections, and assessments**," IET Circuits, Devices& Systems, 2023.

[14] N. Hajizadeh Bastani, M. H. Moaiyeri, K. Navi, "**An Energy and Area Efficient Approximate Ternary Adder Based on CNTFET Switching Logic**," Circuits, Sys. Signal Processing, 37, No. 5, pp. 1863-1883, 2018.

[15] K. Rahbari, S.A Hosseini, "**Novel ternary D-flip-flap-flop and counter based on successor and predecessor in nanotechnology**," AEU Int. J. Electron. Commun, 109, pp. 107–120, 2019.

[16] S.A. Hosseini, S. Etezadi, "**A novel very low-complexity multi-valued logic comparator in nanoelectronics**," Circuits Syst. Signal Process, 39, pp. 223–244, 2020.

[17] J. Appenzeller, "**Carbon nanotubes for high-performance electronics - Progress and prospect**," Proc IEEE, 96:201–11, 2008.

[18] P. L. McEuen, M.S. Fuhrer, H. Park, "**Single-walled carbon nanotube electronics**," IEEE Transactions on Nanotechnology, pp.78-85, 2002.

[19] J. Deng, H. S.P Wong, "**A compact SPICE model for carbon-nanotube field-effect transistors including non-idealities and its application—Part II: full device model and circuit performance benchmarking**," IEEE Trans. Electron. Device, 54(12), 3195–3205, 2007.

[20] S. Rasmita, S. Sahoo, K. Krishna Chaitanya Sankisa, "**Design of an efficient CNTFET using optimum number of CNT in channel region for logic gate implementation**,"IEEE Conference Publications, pp.1-4, 2015.

[21] S. L.Hurst, "**Multiple-valued logic, its status and its future**," IEEE Transactions on computers, 1984.

[22] S.A. Ebrahimi, M. R. Reshadinezhad, A. Bohlooli, M. Shahsavari, "**Efficient CNTFET-based design of quaternary logic gates and arithmetic circuit**,"Microelectronic Journal, 53, pp.156-166, 2016.

[23] M.Ghelichkhani, S. A.Hosseini, S. H. Pishgar Komleh, "**Multi-digit Binary-to-Quaternary and Quaternary-to-Binary Converters and Their Applications in Nanoelectronics**," AEU Int. J. Electron. Commun, 39(4), pp. 1920 - 1942, 2019.

[24] J. Liang, L.Chen,J.Han, F.Lombardi, "**Design and evaluation of multiple valued logic gates using pseudon-type carbon nano tube FETs**," IEEETrans.Nano- technol. 695–708,2014.

[25] CNFET Model. http://nano.stanford.edu/models

[26] Kajal, Vijay Kumar Sharma, "**An efficient low power method for Fin FET domino OR logic circuit**," Microprocessors and Microsystems, 2022, https://doi.org/10.1016/j.micpro.2022.104719.

[27] M.H. Moaiyeri, A. Doostaregan, K. Navi, "**Design of energy-efficient and ternary circuits for nanotechnology**," IET Circ Dev Syst, 5(4):285296, 2011.

[28] T. Sharma, L. Kumre, "**Design of low power multi-ternary digit multiplier in CNTFET technology**," Microprocessors and Microsystems, 73, 2020.

[29] R.F. Mirzaee, M.H. Moaiyeri, K. Navi, "**dramatically low-transistor-count high-speed ternary adders**," in: 43rd Int. Symp. On Multi Valued Logic, pp. 170–175, 2013.