[1] K. Saino ,S. Horbia, S. Uchiyama, Y.
Takaishi, M. Takenda, T. Uchida, Y. Takada,
K. Koyama, and C.Hu; “Impact of Gate
Induced Drain Leakage Current on the Tail
Distribution of DRAM Data Retention
Time” IEEE Transactions on Electron
Devices. Vol. 50, No. 4, pp. 1036-1041. Apr.
2003.
[2] K. Tanaka, K I. Takeuchi, M. Hane;
“Source/Drain Optimization of Double
Gate FinFET Considering GIDL for Low
Standby Power Devices”, IEICE Trans.
Electron, Vol. e90c, No. 4, pp. 842-847, 2007.
[3] K. W. Kim, C. S. Choi, W. Y. Choi;
“Analysis of a Novel Elevated Source Drain
MOSFET with Reduced Gate Induced
Drain Leakage Current”, ECE department
of Yonsei university, Seoul, Korea, 2000.
[4] T. Hoffman, G. Doornbos, I. Ferain, N.
Collaert, P. Zimmerman, M. Goodwin, R.
Rooyackers, A. Kottantharayil, Y. Yim, A.
Dixit; “GIDL (Gate Induced Drain
Leakage) and Parasitic Schottky Barrier
Leakage Elimination in Aggressively Scald
hfo2/tin FinFET Devices” International
Electron Devices Meeting Technical Digest
(IEDM), December 2005.
[5] K. Roy, S. Mukhopadhyay, H. Mahmoodi-
Meimand; “Leakage Current Mechanisms
and Leakage Reduction Techniques in
Deep-Sub Micrometer CMOS Circuits”,
PROC.IEEE, Vol. 91, No. 2, pp. 305-327,
2003. [6] M. Chang, J. Lin, S. N. Shih, T. C. Wu, B.
Huang, J. Yang, I. Lee; “Impact of Gate
Induced Drain Leakage on Retention Time
Distribution of 256 Mbit DRAM with
Negative Word Line Bias”, IEEE
Trans.Electron devices, Vol. 50, No. 4, pp.
1036-1041, 2003.
[7] F. Gilbert, D. Rideau, A. Dray, F. Agut, M.
Minondo, A. Juge, P. Masson, and F.
Bouchakour; “Characterization and
Modelling of Gate Induced Drain
Leakage”, IEICE trans., Vol. e88-c, No. 5,
pp. 829-936, 2005.
[8] K. F. You, and C. Y. Wu; “A New Quasi-2-D
Model for Hot Carrier Band-To-Band
Tunnelling Current”, IEEE Trans. electron
devices, Vol. 46, No. 6, pp. 1174-1179, 1999.
[9] DESSIS7 user manuals.
)