Nemati, H. M., Fager, C., Thorsell, M., &Zirath, H. (2009). High-efficiency LDMOS power-amplifier design at 1 GHz using an optimized transistor model. IEEE Transactions on Microwave Theory and Techniques, 57(7), 1647-1654.
[2] Kumar, M. J., &Bansal, A. (2012). Improving the breakdown voltage, ON-resistance and gate-charge of InGaAs LDMOS power transistors.Semiconductor Science and Technology, 27(10), 105030.
[3] Kwon, T. H., Jeoung, Y. S., Lee, S. K., Choi, Y. C., Kim, C. J., Kang, H. S., & Song, C. S. (2002, June). Newly designed isolated RESURF LDMOS transistor for 60 V BCD process provides 20 V vertical NPN transistor. In Device Research Conference, 2002.60th DRC. Conference Digest (pp. 67-68). IEEE.
[4] Haynie, S., Gabrys, A., Kwon, T., Allard, P., Strout, J., & Strachan, A. (2010, June). Power LDMOS with novel STI profile for improved Rsp, BVdss, and reliability.In 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD) (pp. 241-244).IEEE.
[5] Kwon, H., Kim, M. S., & Yang, Y. (2009, February). A study on efficiency improvement of Doherty amplifier using LDMOS FET for WiMAX networks.In Proceedings of the 11th international conference on Advanced Communication Technology-Volume 2 (pp. 1406-1409). IEEE Press.
[6] Sithanandam, R., & Kumar, M. J. (2009). Linearity and speed optimization in SOI LDMOS using gate engineering. Semiconductor Science and Technology, 25(1), 015006.
[7] Son, M. H., Bae, S., Park, H., & Kwon, H. M. (2016). The effect of void on characteristics of LDMOS power amplifier. Microwave and Optical Technology Letters, 58(3), 691-694.
[8] Wu, L., Zhang, W., Shi, Q., Cai, P., & He, H. (2014). Trench SOI LDMOS with vertical field plate. Electronics Letters, 50(25), 1982-1984.
[9] Curtice, W., Curtice, W. R., Dunleavy, C. L., Clausen, W., Pengelly, R., & Microwave, C. (2004). New LDMOS model delivers powerful transistor library—Part 1: The CMC model.
[10] Ramarao, B. V., Mishra, J. K., Pande, M., Singh, P., Kumar, G., & Mukherjee, J. (2013, February). Comparison study of LDMOS and VDMOS technologies for RF power amplifiers. In SOLID STATE PHYSICS: PROCEEDINGS OF THE 57TH DAE SOLID STATE PHYSICS SYMPOSIUM 2012 (Vol. 1512, No. 1, pp. 492-493). AIP Publishing.
[11] Min-Hwan Kim, Jong-Jib Kim, Young-Suk Choi, Chang-Ki Jeon,Sung-Lyong Kim, Hyun-Soon Kang and Chang-Sub Song , A Low On-Resistance 700V Charge Balanced LDMOS with Intersected WELL Structure, New Technology development Team, Fairchild Semiconductor 82-3 Dodang-Gong, Wonmi-Ku, Puchon, Kyonggi-Do 420-711 Korea.
[12] Hu, B., Lee, H. S., Edwards, H. L., Lin, J., &Bolkhovsky, V. N. (2006). U.S. Patent No. 7,141,455. Washington, DC: U.S. Patent and Trademark Office.
[13] Ming-Jiang Zhou and A.VAN CALSTER,A Breakdown Voltage Model for Implanted Resurf p-LDMOS Device ON n+ Buried Layer,Elsevier science ltd,1994.
[14] Sung-Lyong Kim, Hie-Yoon, Yang-ikChoi,Sang-Koo Chung and Min-Koo han,A Low On-Resistance SOI LDMOS with an Elevated Internal Ring,PhysicaScripta.Vol. T70,303-306, physicascripta ,1999
[15] Minasian, R.A. Power MOSFET Dynamic Large - Signal Model IEE Proc., Vol.130, Pt.I, No.2, APRIL 1983.
[16] Bart Van Zeghbroeck, Principles of Semiconductor Devices, Ed.:Prentice Hall, 2008.
[17] B. BaligaJayant, Fundamentals of Power Semiconductor Devices, Ed.: Springer Science, 2008
[18] Advanced Power MOSFET Concepts B.jayantbaliga.
)