Body Current Optimization Using Threshold-Voltage-Adjust-Implant Engineering in 45nm SOI MOSFET

Daghighi, Arash; KhalilZad, Abdollah

Document Type : Review Article

Authors

Arash Daghighi ¹
Abdollah KhalilZad ²

¹ Department of of Electrical Engineering, Shahrekord University, Shahrekord, Iran

² Shahrekord University

Abstract

In this paper, for the first time, Threshold-voltage-adjust-implant is engineered to optimize body current in 45 nm Silicon-on-Insulator (SOI) MOSFET. The peak value and peak position concentration of the Gaussian implant under the gate oxide in the silicon body are varied in order to optimize the body current in SOI technology. The variations affect the devices’ threshold voltages. In order to make a fair comparison, the gate work function is changed to obtain the same threshold voltage within the entire simulated devices and operating regime. The body current is monitored while the it is swept from 0 V to 1.5 V. The maximum of the body current is observed at VDS=1.5 V. The concentration of Threshold-voltage-adjust-implant peak value is changed from 1.7E17 cm-3 to 7E18 cm-3. The peak position of the implant is varied from 0 nm right under the gate oxide to 20 nm below the gate oxide and silicon surface. It is observed that the body current is minimized at the peak value concentration of 7E17 cm-3 and peak position of 0 nm. This occurs by proper choice of the gate work function and gate material. The minimization of body current leads to the less requirement for the number of body contacts and smaller gate parasitic capacitance which, in turn, concludes higher operating frequency and larger fT.

Keywords

References

[1] Hao Ge, En Xia Zhang, Jing Chen, Ling da Xu, Shuo Wang, Zhan Chai, Pan Wang, Daniel M. Fleetwood, “Comparing the TID-induced RF performance degradation of floating body and body contacted 130 nm SOI NMOS transistors,” Microelectronics Reliability, Vol. 104, pp. 113547, Jan. 2020.

[2] Jean-Pierre Raskin, “FinFET and UTBB for RF SOI communication systems,” Solid-State Electronics, Vol. 125, p. 73-81, 2016.

[3] B. Kazemi Esfeh, S. Makovejev, Didier Basso, Eric Desbonnets, V. Kilchytska, D. Flandre, J.-P. Raskin,” RF SOI CMOS technology on 1st and 2nd generation trap-rich high resistivity SOI wafers,” Solid-State Electronics, Vol. 128, pp. 121-128, 2017.

[4] J. P. Colinge, “Silicon-on-Insulator Technology: Materials to VLSI,” Third Edition, Springer, 1991.

[5] Arash Daghighi, “Output-Conductance Transition-Free Method for Improving the Linearity of Radio-Frequency Silicon-on-Insulator MOSFET Circuits,” IEEE Trans. On Electron Devices, Vol. 61, No. 7, pp. 2257-2263, July 2014.

[6] A. Daghighi and H. Hematian, “Diamond-shaped body contact for on-state breakdown voltage improvement of SOI LDMOSFET,” Solid-State Electronics, Vol. 129, 2017, Pages 182-187.

[7] S. Lee et al., “Record RF performance of 45-nm SOI CMOS Technology,” 2007 IEEE International Electron Devices Meeting, 2007, pp. 255-258.

[8] DESIS Manual, ISE Integrated Systems Engineering, 2004.

[9] J. D. Plummer, M. D. Deal and P. B. Griffin, “Silicon VLSI Technology,” Prentice Hall Electronics and VLSI Series, 2000.

[10] A. Daghighi and M. A. Osman, "Three-dimensional simulation of body contact structures in PD SOI MOSFETs," Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium, pp. 288-291, 2003.

Majlesi Journal of Electrical Engineering

Body Current Optimization Using Threshold-Voltage-Adjust-Implant Engineering in 45nm SOI MOSFET

References

References

Volume 15, Issue 4 - Serial Number 4
December 2021
Pages 109-113

Body Current Optimization Using Threshold-Voltage-Adjust-Implant Engineering in 45nm SOI MOSFET

References

References

Volume 15, Issue 4 - Serial Number 4December 2021Pages 109-113

Volume 15, Issue 4 - Serial Number 4
December 2021
Pages 109-113